

HPT/HPT-L/HPL

Communication, Control and Status Specification

Three Phase

Revision 3.6

19th November 2025

XP Power
Arnaud Hugron
Simon Wheeler

Series Covered

HPT5K0
HPT5K0-L
HPL5K0

Contents

1.	Introduction	5
2.	References.....	6
3.	I ² C/PMBUS Protocol	7
3.1	Device address and Group Command	7
3.2	I ² C Clock Speed	7
3.3	I ² C Clock Stretching	7
3.4	PMBus Packet Error Checking.....	8
3.5	Pull-up Resistors.....	8
3.6	I ² C Bus Lock Detection	8
3.7	PMBus Read Packet Structure	8
3.8	PMBus Write Packet Structure	8
3.9	PMBus Block Read Packet Structure	8
3.10	PMBus Block Write Packet Structure	9
3.11	Data Format for Output Voltage	9
3.12	Data Format for Other Parameters	10
3.13	PMBus Status Registers.....	10
3.14	Restart after latch	10
4.	PMBUS Command Set	11
4.1	CLEAR_FAULTS (0x03)	15
4.2	WRITE_PROTECT (0x10).....	15
4.3	STORE_DEFAULT_ALL (0x11)	15
4.4	RESTORE_DEFAULT_ALL (0x12)	15
4.5	STORE_USER_ALL (0x15)	15
4.6	RESTORE_USER_ALL (0x16)	15
4.7	VOUT_COMMAND (0x21).....	16
4.8	FAN_COMMAND_1_2 (0x3B)	16
4.9	IOUT_OC_FAULT_LIMIT (0x46).....	16
4.10	STATUS_BYTE (0x78).....	16
4.11	STATUS_WORD (0x79)	16
4.12	STATUS_VOUT (0x7A)	17
4.13	STATUS_IOUT (0x7B)	17
4.14	STATUS_INPUT (0x7C)	17
4.15	STATUS_TEMPERATURE (0x7D)	17
4.16	STATUS_CML (0x7E)	18
4.17	STATUS_OTHER (0x7F).....	18
4.18	STATUS_MFR_SPECIFIC (0x80)	18
4.19	STATUS_FAN_1_2 (0x81).....	19
4.20	STATUS_FAN_3_4 (0x82).....	19

4.21	SLAVE_ID (0xD3) [CANbus only]	19
4.22	SLAVE_BASE_ADR (0xD4) [CANbus only]	19
4.23	CANBUS_BIT_RATE (0xD5) [CANbus only]	20
4.24	USER_CONFIGURATION (0xD6)	20
4.25	SERIAL_COMM_CONFIG (0xD7)	21
4.26	HARDWARE_CONFIG (0xDE)	22
4.27	READ_DATA_PFCX (0xE0, 0xE1, 0xE2)	22
4.28	READ_INFO_PFCX (0xE3, 0xE4, 0xE5)	23
4.29	READ_CONDITION (0xE6)	24
4.30	READ_OUTPUT (0xE7)	24
4.31	SHUTDOWN_EVENT (0xE8), SHUTDOWN_EVENT_LAST (0xE9)	24
4.32	STATUS_INTERNAL (0xEB)	25
4.33	STATE_INTERNAL (0xEC)	26
4.34	STATUS_PRIMARY (0xED)	26
4.35	XXX_FAULT_RESPONSE	27
4.35.1	XXX_FAULT_RESPONSE to Voltage/Temperature	27
4.35.2	IOUT_FAULT_RESPONSE	28
5.	Modbus Protocol	30
5.1	Modbus Physical Communication	30
5.2	Modbus Message RTU Framing	30
5.3	Modbus Function Code	31
5.3.1	Modbus Function Code Read Holding Registers (0x03)	31
5.3.2	Modbus Function Code Read Input Registers (0x04)	32
5.3.3	Modbus Function Code Write Single Registers (0x06)	33
5.3.4	Modbus Function Code Write Multiple Registers (0x10)	36
5.4	Modbus Exception Responses	37
6.	Physical Serial Communication	39
6.1	Serial UART, RS232 Connection	39
6.2	Serial RS485 Half Duplex Connection	39
6.3	Serial RS485 Full Duplex Connection	40
7.	CANopen protocol	41
7.1	CANBus Physical Communication	41
7.2	Frame Format	42
7.3	Identifier Setup	42
7.4	Object Dictionary	42
7.5	Service Data Object (SDO)	42
7.5.1	Service SDO download initiate (HPT/HPT-L/HPL write)	43
7.5.2	Service SDO download segment (HPT/HPT-L/HPL write)	45
7.5.3	Service SDO upload initiate (HPT/HPT-L/HPL read)	45
7.5.4	Service SDO upload segment (HPT/HPT-L/HPL read)	46

7.5.5	Service SDO abort transfer.....	46
8.	SCPI Protocol	48
8.1	SCPI Physical Communication.....	48
8.2	SCPI Programming Commands.....	48
9.	LED and Signals	53
10.	Interlock	54
10.1	Functional Definitions:	54
10.1.1	Unexpected Start-Up.....	54
10.1.2	Function checking / Status monitoring.	54
10.1.3	Fail Safe Input	55
10.1.4	Visual Status Indication.....	55
11.	Preload unlock configuration (HPT5K0TS400 & 800 only).....	57
12.	Functional PMBus command maps	58
12.1	Fan Management	58
12.2	AC Input Under and Overvoltage Protection.....	59
12.3	Output Abnormal Voltage Protection.....	59
12.4	Interlock Status Monitor	59
12.5	Interlock Inhibit Link	60
12.6	DC-OK Signal	60
12.7	User Configurable Fault Responses	61
12.7.1	Hardware Signal Logic Configuration.....	61
12.7.2	Fault Responses for Output Voltage and Secondary Circuit Temperature	62
12.8	Fault Responses for Output Current Fault Conditions (0x47)	62
12.9	Analog Programming	64
12.10	Potentiometer Options	64
12.11	Remote Inhibit	65
12.12	Shutdown Inspector	65
12.12.1	Statistic Data	66
12.12.2	Fault Log	67
12.12.3	Shutdown Inspector Command Examples	67

1. Introduction

This document describes Status/Control signals and supported protocol commands of HPT/HPT-L/HPL 3-phase power supply family.

HPT/HPT-L/HPL supports two means of control and monitoring:

- Digital communication:
 - PMBus over I²C/SMBUS (standard)
 - CANOpen over CANBus (standard)
 - Modbus (RTU) or SCPI protocol over UART, RS232, RS485 full/half duplex. The standard HPT/HPT-L/HPL is configured with Modbus over RS485 Full Duplex. SCPI protocol and RS485 half-duplex can be set using `HARDWARE_CONFIG (0xDE)` command.
 - Physical protocols like UART and RS232 are optional and require a specific control board.
- Analog programming can be selected using ‘PMBUS_EN’ signal pin at the output signal connector or by a digital user configuration (see `USER_CONFIGURATION` register for more details).

Digital communication allows:

- Voltage, current and temperature monitoring
- Voltage and current control
- Fan speed control and monitoring
- Fault and Status
- Fault Limit Setting (OVP, OCP, OTP)
- Fault Response
- ON/OFF control
- Specific configuration or feature

Analog programming allows:

- Voltage programming (VPROG signal)
- Current limit programming (IPROG signal), Maximum programming is set by digital current limit specified in `IOUT_OC_FAULT_LIMIT` register.
- Fault and Status (AC OK, DC OK, FAN OK, TEMPERATURE OK)

If analog programming is enabled and VPROG signal is not connected, output voltage is set to 0v. If IPROG is not connected, current limit is set to 0A. In this case, both signals need to be applied in order to have some output voltage. (see `USER_CONFIGURATION` register for some specific configuration to enable only one signal and use the other with digital setting).

Both REMOTE ON/OFF signal and digital ON/OFF control must be in ON state to turn ON the power supply. For the 400V or 800V output versions of the HPT, the SAFETY INTERLOCK must also be disabled.

Supported communication protocols for the HPT/HPT-L/HPL 3-phase products:

Physical Interface	Communication Protocol	Comments
I ² C/SMBUS (Standard Feature)	PMBus	Speed 100kHz or more depending on bus line capacitance
CAN bus (Standard Feature)	CANOpen ⁽²⁾	Default Bit rate: 125kbits/s
RS485 Full-Duplex ⁽¹⁾⁽³⁾ (Standard Feature)	Modbus (RTU) ⁽²⁾ (Standard Setting)	Default baudrate: 19200 baud, even parity, 1 stop bit
	SCPI ⁽⁴⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
RS485 Half-duplex ⁽¹⁾⁽³⁾ (Optional Setting)	Modbus (RTU) ⁽²⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
	SCPI ⁽⁴⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
UART ⁽¹⁾ (TTL level) (Optional Feature)	Modbus (RTU) ⁽²⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
	SCPI ⁽⁴⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
RS232 ⁽¹⁾ (Optional Feature)	Modbus (RTU) ⁽²⁾	Default baudrate: 19200 baud, even parity, 1 stop bit
	SCPI ⁽⁴⁾	Default baudrate: 19200 baud, even parity, 1 stop bit

- (1) Only one serial physical interface can be implemented at a time. Customer can also specify one of the communication protocols (SCPI or Modbus) for the serial interface.
- (2) Modbus/CANOpen protocol implement the same command set as PMBus protocol.
- (3) RS485 Full Duplex or Half Duplex can be selected using PMBus command (0xDE, HARDWARE_CONFIG)
- (4) SCPI or Modbus protocol can be selected using PMBus command (0xDE, HARDWARE_CONFIG)

2. References

1. PMBus Power System Management Protocol Specification Revision 1.2
2. SMBUS Specification Version 3.0
3. Modbus over serial line specification and implementation guide V1.0
(http://www.modbus.org/docs/Modbus_over_serial_line_V1_02.pdf)
4. Modbus application protocol specification V1.1b3
5. CiA 301 v4.2, CANopen application layer and communication profile
6. Standard Commands for Programmable Instruments (SCPI) Version 1999.0

This document makes frequent mention of PMBus specification. The specification is published by the Power Management Bus Implementers Forum and is available from <http://pmbus.org>.

3. I²C/PMBUS Protocol

The HPT/HPT-L/HPL 3-phase series power supply behaves like a slave device across the I²C/SMBUS bus. It cannot send any requests or generate commands. It will only respond to command initiated by customer host controller or system. Note that the HPT/HPT-L/HPL is not a master device.

The power supply is compliant to the I²C/SMBUS hardware communication protocol and to the PMBus interface protocol.

3.1 Device address and Group Command

Signals A2, A1, A0 in the output signal connector are used to differentiate up to 8 power supplies on the same communication bus. Signals A2, A1 and A0 have 10K Ω internal pull-up resistor to 3.3V. In this case, the default address is 0xBE. Note that the device address can be changed using direct digital communications or via the usage of the XPInsight UI

Device	Address	Address Bits (MSB to LSB)							
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
HPT/HPT-L/HPL	0xBx	1	0	1	1	A2	A1	A0	R/W
Global Broadcast	0x00	0	0	0	0	0	0	0	W

The global broadcast address is used to send a single write command to all HPT/HPT-L/HPL 3-phase units connected to the same I²C bus. All HPT/HPT-L/HPL units will execute the command at the same time. It is recommended that the user checks the status of each power supply to check that the global command was received and executed.

Global Broadcast should only be used for “write” commands only and not for read instructions. If a global broadcast address is used for a read instruction, invalid data and/or invalid Packet Error Checking (PEC) may occur.

The HPT/HPT-L/HPL series 3-phase products support the Group Command Protocol. It is used to send commands to more than one PMBus device. Commands are sent in one continuous transmission. The STOP condition will trigger the execution of the command that they received. (See PMBus Specification Part I)

For CANOpen, the defined device address is divided by two to form the CANOpen Node ID.

i.e.: if Device Address = 0xBE (A2=1, A1=1, A0=1), CANOpen Node ID = 0x5F.

Please check “Identifier Setup” chapter in CANOpen Protocol section for more details about Node ID.

3.2 I²C Clock Speed

The HPT/HPT-L/HPL 3-phase series products support I²C clock speed at 100 kHz. Faster speed (up to 400 kHz) can be used if signal rise time for SDA and SCL meet I²C specification (as long as the systems signal rise time for both SDA and SCL meets the I²C specification).

3.3 I²C Clock Stretching

Each PMBus command received by the power supply requires a small amount of time in order to be interpreted and executed. A response of a read command may take a few 100 μ s before the data can be send back to the host. To avoid communication issues or errors, the power supply I²C controller supports clock stretching. The power supply will hold the clock low until it is ready to send data back to the I²C master. The I²C host controller

recognizes the clock stretching and will wait until the clock is released. A delay is needed beyond the clock stretch section if the I²C master controller does not support clock stretching feature.

3.4 PMBus Packet Error Checking

Packet Error Checking (PEC) is implemented but is optional. It uses the CRC-8 format as defined in the SMBUS specification. It is recommended to use the PEC functionality to prevent any corruption of data and significantly improve robustness of the PMBus communication protocol.

3.5 Pull-up Resistors

SDA and SCL communication lines have 10K Ω internal pull-up resistors to 3.3V. It is the user system's responsibility to ensure that signal rise time meet I²C specification to avoid communication errors.

3.6 I²C Bus Lock Detection

The power supply I²C controller aborts communication and resets the internal I²C state if it detects that the I²C bus is held low for more than 40ms. This will prevent the I²C bus to be held low forever and prevent any further transaction.

3.7 PMBus Read Packet Structure

Example of an I²C packet transfer for a 2 bytes data read. The PEC byte (CRC) is optional but recommended for data validation.

S	Slave Adr	Wr	A	Cmd Code	A	Sr	Slave Adr	Rd	A	LSB	A	MSB	A	PEC	NA	P
1	8	1	8	1	1	8	1	8	1	8	1	8	1	8	1	1

Annotations: S – Start bit, Wr – Write bit, Sr – restart bit, Rd – Read bit,

A – Acknowledge bit, NA – no acknowledge bit, P – Stop bit




3.8 PMBus Write Packet Structure

Example of an I²C packet transfer for 2 bytes data write transfer. The PEC byte (CRC) is optional but recommended for data validation.

S	Slave Adr	Wr	A	Cmd Code	A	LSB	A	MSB	A	PEC	A	P
1	8	1	8	1	8		8		8	1	1	

Annotations: S – Start bit, Wr – Write bit, Sr – restart bit, Rd – Read bit,

A – Acknowledge bit, NA – no acknowledge bit, P – Stop bit



3.9 PMBus Block Read Packet Structure

For commands returning more than two bytes of data, BLOCK READ format is used:

S	Slave Adr	Wr	A	Cmd Code	A	Sr	Slave Adr	Rd	A	Byte Count = N	A	Data1	A	Data2	A
1	8	1	8	1	1	8	1	8	1	8	1	8	1	8	1

.....	A	DataN	A	PEC	NA	P
8	1	8	1	8	1	1

Annotations: S – Start bit , Wr – Write bit, Sr – restart bit, Rd – Read bit,

A – Acknowledge bit, NA – no acknowledge bit, P – Stop bit



The PEC byte (CRC) is optional but recommended for data validation. The byte count does not include the PEC byte if used.

3.10 PMBus Block Write Packet Structure


For commands requesting more than 2 bytes of data, BLOCK WRITE format is used:

S	Slave Adr	Wr	A	Cmd Code	A	Byte Count = N	A	Data1	A	Data2	A
1	8	1		8	1	8		8		8	1

.....	A	DataN	A	PEC	A	P
8	1	8		8	1	1

Annotations: S – Start bit , Wr – Write bit, Sr – restart bit, Rd – Read bit,

A – Acknowledge bit, NA – no acknowledge bit, P – Stop bit



The PEC byte (CRC) is optional but recommended for data validation. The byte count does not include the PEC byte if used.

3.11 Data Format for Output Voltage

For parameters related to output voltage, HPT/HPT-L/HPL supports linear data format defined in section “VOUT_MODE Command” of the PMBus specification. The linear data format uses a 16 bits unsigned mantissa for each parameter, along with an exponent that is shared by all the voltage related parameters. The exponent is reported in the bottom 5 bits of the VOUT_MODE parameter.

VOUT_MODE (0x20)								VOUT_COMMAND (Linear Mode)															
7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mode				Exponent N				Mantissa V															

Mode bits = 000b (linear data format)

The Voltage, in volts, is calculated from the equation:

$$\text{Voltage} = V * 2^N$$

Where:

Voltage: parameter of interest in volts

V: 16 bit unsigned binary integer (command: VOUT_COMMAND, VOUT_XXX_LIMIT, READ_VOUT...)

N: 5 bit two's complement binary integer

Example:

VOUT_COMMAND = 0x3700, VOUT_MODE = 0x18, N=-8 (1/256) -> 0x3700 / 256 = 55V

(VOUT Setting = 55V).

READ_VOUT = 0x1234, VOUT_MODE = 0x18, N=-8 (1/256) -> $0x1234 / 256 = 4660 / 256 = 18.203V$
(VOUT Reading = 18.203V).

Note: PMBus standard assumes that all output voltages are expressed as positive numbers. VOUT_MODE register may be different for different model in order to increase resolution of the reading.

3.12 Data Format for Other Parameters

For parameters not directly related to output voltage (Vin, Iout, Pout, Pin, Temperature, Fan ...), the HPT/HPT-L/HPL 3-phase products support the linear data format defined in “Linear Data Format” of the PMBus specification (Part II Section 7.3). This linear data format is a 16 bit value that contains 11 bits two’s complement mantissa and 5 bits two’s complement exponent.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Exponent N					Mantissa Y										

The relation between Y, N and the “real world” value is:

$$X = Y * 2^N$$

Where:

X: real world value

Y: 11 bits, signed two’s complement binary integer mantissa

N: signed 5 bits two’s complement binary integer exponent

Example:

POUT_MAX Command data:

POUT_MAX in hexadecimal = 0x0AEE

Converting 0x0AEE to binary gives 1010 1110 1110

Adding 0’s in the MSB side to make this 16-bit gives 0000 1010 1110 1110

First 5 bits are Exponent, N = 0000 1 = 1

Rest of the bits are Mantissa, Y = 010 1110 1110

Converting Mantissa into decimal gives 750.

Maximum power in real value(X) = $Y * 2^N = 750 * 2^1 = 1500 W$

3.13 PMBus Status Registers

Almost all of the warning or fault bits set in the PMBus status registers (0x78 to 0x82) remain set, even if the fault or warning condition is removed or corrected. See the CLEAR_FAULTS command section for more details about how to clear them.

3.14 Restart after latch

Some PMBus fault response registers can be configured to latch the power supply when the fault occurred. The output can be restarted using one of the following:

- Cycle remote on/off pin
- Use command OPERATION (0x01): Write 0x00 (OFF) then 0x80 (ON)
- Recycle input power. Wait until all standby voltages are gone after removing input power

4. PMBus Command Set

Most of the standard PMBUS values are returned in linear data format according to PMBUS specification.

Access: RO = Read Only; R/W = Read/Write; -E = Registers can be stored into EEPROM using

STORE_USER_ALL command (this memory will be used as default at power up)

WRITE_PROTECT (0x10) must be set to 0x00 to enable write to any writable register.

Byte order is LSB first, Default are specified for 100V model and may change.

VOUT related parameters use the linear data format mode using the VOUT_MODE resolution.

Cmd Code	PMBus Ref	Command Name	Type	# bytes	Default (100V)	Comments
0x01		OPERATION	R/W-E	1	0x80	0x80: Turn ON, 0x00: Turn OFF Both Remote inhibit signal and this command must be in ON state to enable output.
0x03		CLEAR_FAULTS	W	0		Clear PMBus status registers
0x10		WRITE_PROTECT	R/W	1	0x80	Write protected at power up by default 0x80: Disable all writes except WRITE_PROTECT 0x00: Enable writes to all commands <u>Needs to be 0x00 to enable write commands</u>
0x11	11.2	STORE_DEFAULT_ALL	W	0		Mfg mode only, set default factory setting
0x12	11.3	RESTORE_DEFAULT_ALL	W	0		Restore Default Manufacturing Setting (all E type registers)
0x15	11.6	STORE_USER_ALL	W	0		Store all (E type) registers into EEPROM, will also be used after power cycle
0x16	11.7	RESTORE_USER_ALL	W	0		Restore all default user setting (E type registers) (Set by STORE_USER_ALL)
0x20	13.1	VOUT_MODE	RO	1	0x18 0x19 0x1A	Use linear data format mode, varies with different model, used by all cmds related to output voltage HPT/HPL 48V-200V models: N=-8 (1/256V) HPT 400V model: N=-7 (1/128V) HPT 800V model: N=-6 (1/64V)
0x21	13.2	VOUT_COMMAND	R/W-E	2	0x6400	linear data format, 0x6400 for 100V model, based on VOUT_MODE exponent 0x3000 for 48V model 0x3C00 for 60V model 0xC800 for 200V model 0xC800 for 400V model 0xC800 for 800V model
0x31	14.2	POUT_MAX	RO	2	0x1A71	linear data format, available output power High Line: 0x1A71 (5000W) Low Line: 0x12EE (3000W)
0x3A	14.10	FAN_CONFIG_1_2	RO	1	0x90	Fan controlled in duty cycle, 1 fan (5"x5" HPT/HPT-L/HPL), 0x99 if more than 1 fan.
0x3B	14.12	FAN_COMMAND_1	R/W-E	2	0x0000	linear data format, duty cycle 0 -> 100%

0x3D	14.11	FAN_CONFIG_3_4	RO	1	0x00	Fan controlled in duty cycle, depends on model if more than 2 fans. For HPT-L value will be 0x90
0x40	15.2	VOUT_OV_FAULT_LIMIT	R/W-E	2	0x7300	linear data format, 115V (i.e. 115% of nominal voltage)
0x41	15.3	VOUT_OV_FAULT_RESPONSE	RO	1	0x80	Shutdown, no retry, always latch on output OV
0x42	15.4	VOUT_OV_WARN_LIMIT	R/W-E	2	0x6E00	linear data format, 110V (i.e. 110% of nominal voltage)
0x43	15.5	VOUT_UV_WARN_LIMIT	R/W-E	2	0x6000	linear data format, 96V, 96% of nominal
0x44	15.6	VOUT_UV_FAULT_LIMIT	R/W-E	2	0x5F00	linear data format, 95V, 95% of nominal
0x45	15.7	VOUT_UV_FAULT_RESPONSE	R/W-E	1	0x00	Continue, no Shutdown
0x46	15.8	IOUT_OC_FAULT_LIMIT	R/W-E	2	0x0036	linear data format, 54A, 108% of nominal by default max. Also set max setting for IPROG in analog programming
0x47	15.9	IOUT_OC_FAULT_RESPONSE	R/W-E	1	0x00	Continue, no Shutdown, constant current limit (see section 12.8 for details)
0x48	15.10	IOUT_OC_LV_FAULT_LIMIT	R/W-E	2	0x0000	linear data format, 0V
0x4A	15.12	IOUT_OC_WARN_LIMIT	R/W-E	2	0x0034	linear data format, 52A (100V unit)
0x4D	N/A	OT_PRI_WARN_LIMIT	R/W-E	2	0x0056	linear data format, 86°C
0x4E	N/A	OT_PRI_FAULT_LIMIT	R/W-E	2	0x005A	linear data format, 90°C
0x4F	N/A	OT_SEC_FAULT_LIMIT	R/W-E	2	0x006E	linear data format, 110°C
0x50	15.18	OT_FAULT_RESPONSE	R/W-E	1	0xC0	SD delay, retry when fault is gone
0x51	N/A	OT_SEC_WARN_LIMIT	R/W-E	2	0x006A	linear data format, 106 °C
0x55	15.23	VIN_OV_FAULT_LIMIT	RO	2	0x021C	linear data format, read only, 540V
0x56	15.24	VIN_OV_FAULT_RESPONSE	R/W-E	1	0xC0	SD delay, retry when fault is gone
0x57	15.25	VIN_OV_WARN_LIMIT	RO	2	-	linear data format, read only
0x58	15.26	VIN_UV_WARN_LIMIT	RO	2	-	linear data format, read only
0x59	15.27	VIN_UV_FAULT_LIMIT	RO	2	0xAA	linear data format, read only, 170V
0x5A	15.28	VIN_UV_FAULT_RESPONSE	R/W-E	1	0x70	SD Delay, retry up to 6 times
0x78	17.1	STATUS_BYTE	RO	1	0x00	Summary of most critical faults
0x79	17.2	STATUS_WORD	RO	2	0x0000	Summary of unit's fault condition
0x7A	17.3	STATUS_VOUT	RO	1	0x00	
0x7B	17.4	STATUS_IOUT	RO	1	0x00	
0x7C	17.5	STATUS_INPUT	RO	1	0x00	
0x7D	17.6	STATUS_TEMPERATURE	RO	1	0x00	
0x7E	17.7	STATUS_CML	RO	1	0x00	
0x7F	17.8	STATUS_OTHER	RO	1	0x00	Only applies to 400V & 800V HPT versions
0x80	17.9	STATUS_MFR_SPECIFIC	RO	1	0x00	Manufacturer Specific status
0x81	17.10	STATUS_FAN_1_2	RO	1	0x00	
0x82	17.11	STATUS_FAN_3_4	RO	1	0x00	
0x88	18.1	READ_VIN	RO	2		linear data format, Peak VIN voltage
0x8B	18.4	READ_VOUT	RO	2		linear data format
0x8C	18.5	READ_IOUT	RO	2		linear data format
0x8D	18.6	READ_TEMPERATURE_1	RO	2		linear data format, °C
0x8E	18.6	READ_TEMPERATURE_2	RO	2		linear data format, °C
0x8F	18.6	READ_TEMPERATURE_3	RO	2		linear data format, °C

0x90	18.7	READ_FAN_SPEED_1	RO	2		linear data format, RPM
0x91	18.7	READ_FAN_SPEED_2	RO	2		linear data format, RPM (if applicable)
0x92	18.7	READ_FAN_SPEED_3	RO	2		linear data format, RPM (if applicable)
0x93	18.7	READ_FAN_SPEED_4	RO	2		linear data format, RPM (if applicable)
0x96	18.11	READ_POUT	RO	2		linear data format
0x97	N/A	READ_STATISTIC_DB	RO	64		2 blocks of 64 bytes. Offset ID 0x01 & 0x02
0x98	N/A	READ_FAULT_LOG	RO	34		Fault index (0-115)
0x99	22.2.1	MFR_ID	RO	16		Write protected (Block Read/Write)
0x9A	22.2.2	MFR_MODEL	RO	32		Write protected (Block Read/Write)
0x9B	22.2.3	MFR_REVISION	RO	4		Write protected (Block Read/Write)
0x9C	22.2.4	MFR_LOCATION	RO	16		Write protected (Block Read/Write)
0x9D	22.2.5	MFR_DATE	RO	6		Write protected (Block Read/Write), YYMMDD
0x9E	22.2.6	MFR_SERIAL	RO	16		Write protected (Block Read/Write)
0xA0	22.3.1	MFR_VIN_MIN	RO	2	0x00B4	linear data format, 180V
0xA1	22.3.2	MFR_VIN_MAX	RO	2	0x0210	linear data format, 528V
0xA2	22.3.3	MFR_IIN_MAX	RO	2	0x000A	linear data format, 10A
0xA3	22.3.4	MFR_PIN_MAX	RO	2	0x1AB0	linear data format, 5500W
0xA4	22.3.5	MFR_VOUT_MIN	RO	2	0x0000	linear data format, 0v
0xA5	22.3.6	MFR_VOUT_MAX	RO	2	0x6900	linear data format, 105V
0xA6	22.3.7	MFR_IOUT_MAX	RO	2	0x0036	linear data format, 54A
0xA7	22.3.8	MFR_POUT_MAX	RO	2	0x1A71	linear data format, 5000W
0xA8	22.3.9	MFR_TAMBIENT_MAX	RO	2	0x0032	linear data format, 50°C
0xA9	22.3.10	MFR_TAMBIENT_MIN	RO	2	0x07EC	linear data format, -20°C
0xAD	Page 134	MFR_PRODUCT_CODE	RO	2		Product Code: 0x0005: HPT5K0TS48 (RS485, CANBUS, PMBUS) 0x0006: HPT5K0TS60 (RS485, CANBUS, PMBUS) 0x000A: HPT5K0TS100 (RS485, CANBUS, PMBUS) 0x0014: HPT5K0TS200 (RS485, CANBUS, PMBUS) 0x8005: HPT5K0TS48-L (RS485, CANBUS, PMBUS) 0x8006: HPT5K0TS60-L (RS485, CANBUS, PMBUS) 0x800A: HPT5K0TS100-L (RS485, CANBUS, PMBUS) 0x8014: HPT5K0TS200-L (RS485, CANBUS, PMBUS) 0x0028: HPT5K0TS400 (RS485, CANBUS, PMBUS) 0x0050: HPT5K0TS800 (RS485, CANBUS, PMBUS) 0x0205: HPL5K0TS48 (RS485, CANBUS, PMBUS) 0x0206: HPL5K0TS60 (RS485, CANBUS, PMBUS) 0x020A: HPL5K0TS100 (RS485, CANBUS, PMBUS) 0x0214: HPL5K0TS200 (RS485, CANBUS, PMBUS)
0xB0	Page	USER_DATA_00	R/W-E	16		16 bytes user block, (Block Read/Write format)
0xB1	126	USER_DATA_01	R/W-E	16		16 bytes user block, (Block Read/Write format)
0xD0	N/A	FIRMWARE_REVISION	RO	1		
0xD1	N/A	RUN_TIME	RO	3		Number of operating Hours, (Block format)
0xD2	N/A	VOUT_RAMP_UP	R/W-E	2	0x0023	When using voltage soft start (no SOC), defines ramp up time (0 to 100% volt) in ms (35ms <-> 1000ms). Linear data format, default: 35ms

						Only applicable during a Voltage Soft Start, NOT for Fast Soft start (SOC), or current soft start. See USER_CONFIGURATION command for details.
0xD3	N/A	SLAVE_ID	R/W-E	1	0x00	If 0x00, slave ID is based on register 0xD4 (SLAVE_BASE_ADR) below. If different than 0x00, this register will be used as the effective slave ID. Register 0xD4 will be ignored as well as A2-A0 address lines on the output connector. Only even number are accepted limiting to 127 unique slave ID maximum.
0xD4	N/A	SLAVE_BASE_ADR	R/W-E	1	0xB0	Defines the default base address of the slave ID (high nibble bit7-bit4). It is used in conjunction with address line A2-A0 at the signal connector (low nibble, see chapter 3.1).
0xD5	N/A	CANBUS_BIT_RATE	R/W-E	4	125000	CAN Bus data rate in bits/s (Block Format) Default: 125 Kbits/s
0xD6	N/A	USER_CONFIGURATION	R/W-E	2	0x0300	User option/feature (enable/disable) See sections 12.7 & 12.9 for details
0xD7	N/A	SERIAL_COMM_CONFIG	R/W-E	8		Serial communication settings (Block format) Default: 19200 baud, even parity, 1 stop bit
0xD8	N/A	READ_IOUT1	RO	2		linear data format, channel 1 output current
0xD9	N/A	READ_IOUT2	RO	2		linear data format, channel 2 output current
0xDA	N/A	READ_IOUT3	RO	2		linear data format, channel 3 output current
0xDE	N/A	HARDWARE_CONFIG	R/W-E	1	0x00	Hardware configuration settings, it is recommended to use I2C to configure this register to avoid communication issue.
0xDF	N/A	VOUT_RAMP_DOWN	R/W-E	2	0x0023	Defines voltage ramp down time (100% to 0% volt) in ms (35ms <-> 1000ms). At light load, smart preload may extend ramp down time if timing is too long. Linear data format, default: 35ms
0xE0	N/A	READ_DATA_PFC1	RO	9		Block format, PFC data structure
0xE1	N/A	READ_DATA_PFC2	RO	9		Block format, PFC data structure
0xE2	N/A	READ_DATA_PFC3	RO	9		Block format, PFC data structure
0xE3	N/A	READ_INFO_PFC1	RO	18		Block format, PFC info structure
0xE4	N/A	READ_INFO_PFC2	RO	18		Block format, PFC info structure
0xE5	N/A	READ_INFO_PFC3	RO	18		Block format, PFC info structure
0xE6	N/A	READ_CONDITION	RO	8		Block format, return hottest secondary and primary temperature, min fan speed and Vin RMS
0xE7	N/A	READ_OUTPUT	RO	8		Block format, return VOUT, IOUT, POUT and STATUS_WORD register
0xE8	N/A	SHUTDOWN_EVENT	RO	4		Block format, indicate shutdown reason, 32 bits
0xE9	N/A	SHUTDOWN_EVENT_LAST	RO	4		Block format, previous shutdown reason, 32 bits
0xEA	N/A	Reserved				
0xEB	N/A	STATUS_INTERNAL	RO	4		Block format, internal status condition, 32 bits
0xEC	N/A	STATE_INTERNAL	RO	2		Operating State
0xED	N/A	STATUS_PRIMARY	RO	2		Primary Status

0xEE	N/A	FAN_DUTY_CYCLE	RO	2	0x0000	Linear data format, internal fan control in duty cycle (%)
------	-----	----------------	----	---	--------	--

See section 3.12 for further explanation of the linear data format and how it is defined for versions other than the default examples shown in the table below (i.e. 100Vout).

4.1 CLEAR_FAULTS (0x03)

Almost all the warning or fault bits set in the PMBus status registers (0x78 to 0x82) remain set even if the fault or warning condition is removed or corrected, until one of the following occur:

- The device receives a CLEAR_FAULTS command,
- The output is commanded through REMOTE_OFF signal pin, the OPERATION command, or the combined action of the REMOTE_OFF pin and OPERATION command, to turn off and then to turn back on,
- Bias power is removed.

4.2 WRITE_PROTECT (0x10)

The WRITE_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes or memory corruption. By default or after a power up cycle, the register is always set to 0x80 (Disable all writes except to WRITE_PROTECT command).

Register value	Description
0x80	Disable all writes except to the WRITE_PROTECT command
0x40	Disable all writes except to the WRITE_PROTECT, OPERATION and PAGE commands
0x20	Disable all writes except to the WRITE_PROTECT, OPERATION, PAGE, ON_OFF_CONFIG and VOUT_COMMAND commands
0x00	Enable writes to all commands.

Note: WRITE_PROTECT register must be set to 0x00 in order to enable write to any writable register. It is recommended to set it back to 0x80 (Disable all writes) when all updates are done to avoid corruption.

4.3 STORE_DEFAULT_ALL (0x11)

This command can only be used in factory mode.

4.4 RESTORE_DEFAULT_ALL (0x12)

This command restores all (-E) registers to factory default parameters. The factory default cannot be changed by the user.

4.5 STORE_USER_ALL (0x15)

This command saves all (-E) registers in the non-volatile user memory. This memory will be used as default after power up.

4.6 RESTORE_USER_ALL (0x16)

This command restores all (-E) registers to user default parameters.

4.7 VOUT_COMMAND (0x21)

This command is used to change the output voltage. It can also be used to change the default output voltage at power up by updating this register and saving it by using STORE_USER_ALL command.

The format of the data is specified in section “Data Format for Output Voltage”. The WRITE_PROTECT register must be set correctly before writing to this register or for any write command.

4.8 FAN_COMMAND_1_2 (0x3B)

This command can control the fan speed by duty cycle (0 to 100). The register value is only used if it is higher than the internal fan control. Writing 0 will leave the entire fan control to the power supply.

4.9 IOUT_OC_FAULT_LIMIT (0x46)

This command is used to change the current limit. It can also be used to change the default output current limit at power up by updating this register and saving it by using STORE_USER_ALL command.

By default, the power supply will work as a constant current limit if the output current exceeds the limit. The response at current limit can be changed using IOUT_OC_FAULT_RESPONSE register. See the HPT/HPT-L/HPL Series Installation Manual for more details.

4.10 STATUS_BYTE (0x78)

This command returns an abbreviated status for fast reads. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	BUSY	A fault was declared because the device was busy and unable to respond.
6	OFF	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.
5	VOUT_OV_FAULT	An output overvoltage fault has occurred
4	IOUT_OC_FAULT	An output overcurrent fault has occurred
3	VIN_UV_FAULT	An input under voltage fault has occurred
2	TEMPERATURE	A temperature fault or warning has occurred
1	CML	A communications, memory or logic fault has occurred
0	NONE_OF_THE_ABOVE	A fault or warning not listed in bits [7:1] has occurred

4.11 STATUS_WORD (0x79)

Command returns the general status information used to indicate subsequent status to be read for more detail.

See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
15	VOUT	An output voltage fault or warning has occurred
14	IOUT/POUT	An output current or output power fault or warning has occurred
13	INPUT	An input voltage, input current, or input power fault or warning has occurred
12	MFR_SPECIFIC	A manufacturer specific fault or warning has occurred
11	POWER_GOOD#	The POWER_GOOD signal, if present, is negated ¹
10	FANS	A fan or airflow fault or warning has occurred
9	OTHER	A bit in STATUS_OTHER is set
8	UNKNOWN	A fault type not given in bits [15:1] of the STATUS_WORD has been detected
7	BUSY	A fault was declared because the device was busy and unable to respond.

6	OFF	This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.
5	VOUT_OV_FAULT	An output overvoltage fault has occurred
4	IOUT_OC_FAULT	An output overcurrent fault has occurred
3	VIN_UV_FAULT	An input under voltage fault has occurred
2	TEMPERATURE	A temperature fault or warning has occurred
1	CML	A communications, memory or logic fault has occurred
0	NONE_OF_THE_ABOVE	A fault or warning not listed in bits [7:1] has occurred

4.12 STATUS_VOUT (0x7A)

Command returns the output voltage related status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	VOUT_OV_FAULT	Output Overvoltage Fault
6	VOUT_OV_WARNING	Output Overvoltage Warning
5	VOUT_UV_WARNING	Output Undervoltage Warning
4	VOUT_UV_FAULT	Output Undervoltage Fault

4.13 STATUS_IOUT (0x7B)

Command returns the output current related status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	OUT_OC_FAULT	Output Overcurrent Fault
6	IOUT_OC_LV_FAULT	Output Overcurrent and Low Voltage Fault
5	IOUT_OC_WARNING	Output Overcurrent Warning
2	IN_POWER_LIMIT	In Power Limit or in constant current

4.14 STATUS_INPUT (0x7C)

Command returns status specific to the input. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	VIN_OV_FAULT	Input Overvoltage Fault
6	VIN_OV_WARNING	Input Overvoltage Warning
5	VIN_UV_WARNING	Input Undervoltage Warning
4	VIN_UV_FAULT	Input Undervoltage Fault

4.15 STATUS_TEMPERATURE (0x7D)

Command returns the temperature specific status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	OT_FAULT	Over temperature Fault
6	OT_WARNING	Over temperature Warning
3	Reserved	
2	Reserved	
1	Reserved	
0	OT_PRELOAD	Over temperature Smart Preload (preload disable for some period of time)

4.16 STATUS_CML (0x7E)

Command returns the Communication, Logic and Memory specific status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	INVALID_COMMAND	Invalid Or Unsupported Command Received
6	INVALID_DATA	Invalid Or Unsupported Data Received
5	PEC_FAILED	Packet Error Check Failed
4	MEMORY_FAULT	Memory Fault Detected
3	MCU_FAULT	Processor Fault Detected
2	Reserved	
1	OTHER_CML_FAULT	A communication fault other than the ones listed in this table has occurred
0	MEM_LOGIC_FAULT	Other Memory Or Logic Fault has occurred

4.17 STATUS_OTHER (0x7F)

Command returns other status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	INTERLOCK_SIGNAL	Indicates that an interlock condition has been triggered.
6	VBUS_OVP	Represents an overvoltage condition on the main DC bus (VBUS).
5	HW_IMBALANCE	Signals a hardware imbalance condition, such as phase imbalance or unequal load distribution in multi-phase systems.
4	EXT_WDT	Indicates that the external watchdog circuit has detected a fault or timeout condition.
3	Reserved	
2	Reserved	
1	Reserved	
0	DC_OK	Indicates that the DC power supply or bus voltage is within acceptable limits and stable.

4.18 STATUS_MFR_SPECIFIC (0x80)

Command returns the manufacturer specific status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	IOUTX_OCP_FAULT	Overcurrent in one of the converter channel as occurred
6	SMART_PRELOAD_OV_PWR	Smart preload over power as occurred
5	SW_SHORT2_DETECTED	Short type 2 as occurred
4	SW_SHORT1_DETECTED	Short type 1 as occurred
3	SW_OVP_DETECTED	Software overvoltage as occurred
2	SW_OCP_DETECTED	Software overcurrent as occurred
1	HW_OVP_DETECTED	Hardware overvoltage as occurred
0	HW_OCP_DETECTED	Hardware overcurrent as occurred

4.19 STATUS_FAN_1_2 (0x81)

Command returns fan status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	FAN_1_FAULT	Fan 1 Fault
6	FAN_2_FAULT	Fan 2 Fault
5	FAN_1_WARNING	Fan 1 Warning
4	FAN_2_WARNING	Fan 2 Warning
3	FAN_1_OVERRIDDEN	Fan 1 Speed Override
2	FAN_2_OVERRIDDEN	Fan 2 Speed Override

4.20 STATUS_FAN_3_4 (0x82)

Command returns fan status. See “CLEAR_FAULTS” to clear bits.

Bit #	Status Bit Name	Description
7	FAN_3_FAULT	Fan 3 Fault
6	FAN_4_FAULT	Fan 4 Fault
5	FAN_3_WARNING	Fan 3 Warning
4	FAN_4_WARNING	Fan 4 Warning
3	FAN_3_OVERRIDDEN	Fan 3 Speed Override
2	FAN_4_OVERRIDDEN	Fan 4 Speed Override
1	Reserved	
0	Reserved	

4.21 SLAVE_ID (0xD3)

If SLAVE_ID register is 0x00, HPT/HPT-L/HPL slave ID is based on register 0xD4 below. If different than 0x00, this register will be used as the effective slave ID. Register 0xD4 (SLAVE_BASE_ADR) will be ignored as well as A2-A0 address lines on the output connector.

Bit 0 of the SLAVE ID is set to 0 if an odd number is entered as bit 0 is used for R/W bit when using PMBus protocol. With this limitation, only 127 slave ID are available.

When changing this register, the new Slave ID is effective immediately. In this case, the next command needs to use the new ID. User needs to make sure that the slave ID is unique for the same communication bus.

For CANOpen, Node ID is equivalent to SLAVE_ID / 2.

i.e.: if SLAVE_ID = 0xBE (or 0xBF), CANOpen Node ID = 0x5F as CANOpen has a maximum of 127 address.

4.22 SLAVE_BASE_ADR (0xD4)

Define the default base address of the device (only bit7..bit4 is used, bit3..bit0 is ignored). It is used in conjunction with address line A2-A0 at the signal connector (low nibble). This device base address is only used if register 0xD3 (SLAVE_ID) is set to 0x00 else the value defined in 0xD3 (SLAVE_ID) will be used instead.

i.e.:

(SLAVE_BASE_ADR = 0x40 and A2=0, A1=0, A0=1 and SLAVE_ID = 0), device address = 0x42.

(SLAVE_BASE_ADR = 0x60 and A2=1, A1=0, A0=0 and SLAVE_ID = 0), device address = 0x68.

See chapter 3.1 (Device Address and Group Command) for more details.

User needs to make sure that the slave ID is unique for the same communication bus.

For CANOpen, the device address is divided by two to form the CANOpen Node ID.

i.e.: if device address = 0xBE (SLAVE_BASE_ADR = 0xB0 and A2=1, A1=1, A0=1 and SLAVE_ID = 0), CANOpen Node ID = 0x5F.

4.23 CANBUS_BIT_RATE (0xD5) [CANbus only]

Command is used to configure the CANBus bit rate.

Byte #	Description
0..3	32 bits value indicating CANBus bit rate (LSB) Default is 125000 bits/s (minimum = 10kbits/s, maximum = 1 Mbits/s)

Note: Use block format, can be saved into EEPROM using STORE_USER_ALL (0x15) command. If STORE_USER_ALL is not used, the register will be restored to the previous setting at the next power cycle.

4.24 USER_CONFIGURATION (0xD6)

Command is used to enable or disable some specific feature that can be set by the user.

Bit #	Status Bit Name	Description
15	CFG_NO_PRELOAD_IN_SD	0: Preload is enabled during any output SD. Will help discharge output capacitors at light or no load 1: Preload is disabled during any output SD (but still enable during voltage ramp down) Note: this bit is valid only if bit 2 (CFG_PRELOAD_DISABLE) is 0. Smart preload feature is active.
14	CFG_DISABLE_VPROG	0: In analog mode, VPROG controls output voltage 1: In analog mode, VPROG is ignored (use digital voltage setting), only IPROG signal is used to control current limit if enable
13	CFG_DISABLE_IPROG	0: In analog mode, IPROG controls output current limit 1: In analog mode, IPROG is ignored (use digital current limit), only VPROG is used to control output voltage if enable Note: If IPROG is used, the maximum programmable current limit will be set by the digital setting in IOUT_OC_FAULT_LIMIT register. Default is 108% of nominal.
12	CFG_ANALOG_PROG	0: PMBUS_EN signal will dictate if analog or digital programming 1: Use Analog programming regardless of PMBUS_EN signal Note: If IPROG is used, the maximum programmable current limit will be set by the digital setting in IOUT_OC_FAULT_LIMIT register. Default is 108% of nominal. In analog programming, VPROG=0v -> VOUT=0v, IPROG=0v -> Current Limit=0A. VOUT will not rise if current limit is set to 0A.
11	CFG_POTENTIOMETER_FULL_ADJ	0: Potentiometer can adjust output +/- 10% of nominal 1: Potentiometer can adjust output from 0% to 105% of nominal Note: CFG_POTENTIOMETER_DISABLE must be clear in other to use the potentiometer else potentiometer adjustment will be ignored.
10	CFG_POTENTIOMETER_DISABLE	0: Enable potentiometer output adjustment 1: Disable potentiometer output adjustment

9	CFG_REMOTE_INHIBIT_LOGIC	Set the active logic for remote inhibit signal: 0: (signal = 0 -> output OFF ; signal = 1 -> output ON) 1: (signal = 0 -> output ON ; signal = 1 -> output OFF) By default, this bit is set to 1 (Need 0V or no connection to turn ON output)
8	CFG_SYNC_PWR_ON	This signal is used to sync units during AC turn ON in parallel mode. 0: AC Turn ON Sync disable (no sync, some units may go in current limit) 1: AC Turn ON enable. All units with their Sync signal connected will turn ON their output at the same time during AC power ON.
7	CFG_FAN_TEMP_OK_SIG_LOGIC	Set the logic for the FAN_TEMP_OK signal: 0: (signal = 0 -> good ; 1 -> bad) 1: (signal = 1 -> good ; 0 -> bad)
6	CFG_INTERLOCK SQN	The configuration of interlock sequential control can be set as follows: 0: Disable interlock sequential control. 1: Enable interlock sequential control. For detailed information, see Topic 11.
5	CFG_DCOK_SIG_LOGIC	Set the logic for the DCOK signal: 0: (signal = 0 -> good ; 1 -> bad) 1: (signal = 1 -> good ; 0 -> bad)
4	CFG_ACOK_SIG_LOGIC	Set the logic for the ACOK signal: 0: (signal = 0 -> good ; 1 -> bad) 1: (signal = 1 -> good ; 0 -> bad)
3	CFG_FAN_OFF	0: Fan(s) still running during remote OFF, set to minimum 1: Turn OFF fan(s) during remote OFF if not too hot
2	CFG_PRELOAD_DISABLE	0: Enable smart preload 1: Disable smart preload
1	CFG_FAST_SOFTSTART_DISABLE	0: Enable fast safe soft start (SOC, Safe Operating Control) when applicable 1: Disable fast safe soft start, use ramp control voltage soft start Note: If difference between current voltage and new set point is <18% of current voltage ramp up control time is defined by VOUT_RAMP_UP register.
0	CFG_CURRENT_SOFTSTART_ENABLE	0: Use fast safe soft start (SOC) or ramp control voltage soft start (see CFG_FAST_SOFTSTART_DISABLE bit) 1: Enable Current Soft Start, use current soft start only Note: In current soft start, the current ramp up will be controlled at a rate of around 200ms from 0% to 100% load.

Note: Value in **bold** defines the default setting. Register can be saved into EEPROM using STORE_USER_ALL (0x15) command.
If STORE_USER_ALL is not used, the register will be restored to the previous setting at the next power cycle.

4.25 SERIAL_COMM_CONFIG (0xD7)

This command is used to configure the serial port when using UART, RS232 or RS485 as physical a communication protocol.

Byte#	Description
0..3	32 bits value indicating baudrate (LSB) Default is 19200 baud (maximum baudrate setting : 921600 baud)

4	Stop Bits, Default is 1 stop bit (0)	Value	Stop Bit
		0	1 bit
		1	2 bits
5	Parity, Default is Even parity (2)	Value	Parity
		0	None
		2	Even
		3	Odd
6	Data Bits Count, Default is 8 bits (0). 9 bits count is not used in this application	Value	Bits Count / Byte
		0	8 bits
		1	9 bits
7	Reserved		

Note: Use block format, can be saved into EEPROM using STORE_USER_ALL (0x15) command. If STORE_USER_ALL is not used, the register will be restored to the previous setting at the next power cycle.

4.26 HARDWARE_CONFIG (0xDE)

This command is used to enable/disable or change some specific hardware related features that can be configured by the user.

Bit #	Status Bit Name	Description
1	CFG_HW_RS485_HALF_DUPLEX	0 : RS485 transceiver in Full Duplex mode 1: RS485 transceiver in Half Duplex mode
0	CFG_HW_SCPI_PROTOCOL_ENABLE	0 : For serial communication, protocol is Modbus 1: For serial communication, protocol is SCPI

Note: Value in **bold** defined the default setting. Register can be saved into EEPROM using STORE_USER_ALL (0x15) command. If STORE_USER_ALL is not used, the register will be restored to the previous setting at the next power cycle. It is recommended to use I2C to configure this register to avoid communication issue.

4.27 READ_DATA_PFCX (0xE0, 0xE1, 0xE2)

This command returns the status and input readings about the primary PFC.

Byte #	Description		
0	Vin Peak LSB (linear data format, V)		
1	Vin Peak MSB (linear data format, V)		
2	PFC DC Bus Voltage LSB (linear data format, V)		
3	PFC DC Bus Voltage MSB (linear data format, V)		
4	PFC Temperature LSB (linear data format, °C)		
5	PFC Temperature MSB (linear data format, °C)		
6	DC Bus reference adjustment		
7	PFC Shutdown Fault		
	Bit#	Fault Bit Name	Description
	0	AC_UV	input under voltage fault has occurred
	1	AC_OV	input overvoltage fault has occurred
	2	PFC_LATCH	PFC is latched

	3	PFC_UV	PFC under voltage fault has occurred
	4	PFC_OV	PFC overvoltage voltage fault has occurred
	5	PFC_TOO_LOW	PFC voltage is too low
	6	PFC_OTP	PFC temperature fault has occurred
	7	PFC_REM_OFF	PFC remote off
8	PFC Status		
	Bit#	Fault Bit Name	Description
	0	PFC_READY	PFC is boosting and ready
	1	RELAY_CLOSE	PFC relay is closed
	2	AC_QUICK_FLT	AC failure detected, use for early warning
	3	PFC_STATE	PFC ON
	4	HIGH_LINE	High Line
	5	OT_WARNING	Over temperature warning has occurred
	6	PFC_TIMEOUT	PFC startup failed
	7	AC_LOSS	AC loss detection

4.28 READ_INFO_PFCX (0xE3, 0xE4, 0xE5)

Command returns PFC information.

Byte #	Description									
0	Primary Firmware version									
1	PFC State: 0x00: PFC_START_DELAY_STATE 0x01: PFC_BUS_CHARGE_STATE 0x02: PFC_CLOSE_RELAY_STATE 0x03: PFC_ON_WAIT_STATE 0x04: PFC_FAULT_DELAY_STATE 0x05: PFC_ON_STATE 0x06: PFC_SHUTDOWN_STATE 0x07: PFC_HICCUP_DELAY_STATE									
2	Communication Frame Error Count LSB									
3	Communication Frame Error Count MSB									
4	Communication Overrun Count LSB									
5	Communication Overrun Count MSB									
6	Communication Packet Error Count LSB									
7	Communication Packet Error Count MSB									
8	Communication Packet CRC Error Count LSB									
9	Communication Packet CRC Error Count MSB									
10	Communication Packet TimeOut Count LSB									
11	Communication Packet TimeOut Count MSB									
12	Relay Closed Count LSB, Saved into EEPROM every time the relay closed									
13	Relay Closed Count MSB, Saved into EEPROM every time the relay closed									
14	Previous PFC Shutdown Fault <table><tr><th>Bit#</th><th>Fault Bit Name</th><th>Description</th></tr><tr><td>0</td><td>AC_UV</td><td>input under voltage fault has occurred</td></tr><tr><td>1</td><td>AC_OV</td><td>input overvoltage fault has occurred</td></tr></table>	Bit#	Fault Bit Name	Description	0	AC_UV	input under voltage fault has occurred	1	AC_OV	input overvoltage fault has occurred
Bit#	Fault Bit Name	Description								
0	AC_UV	input under voltage fault has occurred								
1	AC_OV	input overvoltage fault has occurred								

	2	PFC_LATCH	PFC is latched
	3	PFC_UV	PFC under voltage fault has occurred
	4	PFC_OV	PFC overvoltage voltage fault has occurred
	5	PFC_TOO_LOW	PFC voltage is too low
	6	PFC_OTP	PFC temperature fault has occurred
	7	PFC_REM_OFF	PFC remote off
15	Reserved		
16	PFC UV limit LSB (linear data format)		
17	PFC UV limit MSB (linear data format)		

4.29 READ_CONDITION (0xE6)

Command returns multiple registers about operating condition in a single command.

Byte #	Description
0	Hottest Secondary Temperature LSB (linear data format, °C)
1	Hottest Secondary Temperature MSB (linear data format, °C)
2	Hottest Primary Temperature LSB (linear data format, °C)
3	Hottest Primary Temperature MSB (linear data format, °C)
4	Lowest Fan Speed LSB (linear data format, RPM)
5	Lowest Fan Speed MSB (linear data format, RPM)
6	Vin RMS LSB (linear data format, L-L, V)
7	Vin RMS MSB (linear data format, L-L, V)

4.30 READ_OUTPUT (0xE7)

Command returns multiple registers about output in a single command.

Byte#	Description
0	Vout LSB (linear data format, use VOUT_MODE, V)
1	Vout MSB (linear data format, use VOUT_MODE, V)
2	Iout LSB (linear data format, A)
3	Iout MSB (linear data format, A)
4	Pout LSB (linear data format, W)
5	Pout MSB (linear data format, W)
6	STATUS_WORD LSB (see STATUS_WORD register)
7	STATUS_WORD MSB (see STATUS_WORD register)

4.31 SHUTDOWN_EVENT (0XE8), SHUTDOWN_EVENT_LAST (0xE9)

Command returns the shutdown reason (0xE8) and the previous shutdown reason (0xE9) of the power supply.

Bit #	Status Bit Name	Description
31	PFC3_COMM_FAULT	Primary to Secondary communication #3 failure
30	PFC2_COMM_FAULT	Primary to Secondary communication #2 failure
29	PFC1_COMM_FAULT	Primary to Secondary communication #1 failure
28	IOUTX_OCP_FAULT	Overcurrent fault has occurred in one of the converter channels
27	PMBUS_CMD_OFF	PMBus Command OFF

26	REMOTE_OFF	Remote OFF
25	PFC_OTP_FAULT	PFC temperature fault has occurred
24	FAN_FAULT	Fan fault has occurred
23	SEC3_OTP_FAULT	Secondary temperature #3 fault has occurred
22	SEC2_OTP_FAULT	Secondary temperature #2 fault has occurred
21	SEC1_OTP_FAULT	Secondary temperature #1 fault has occurred
20	PFC3_OTP_FAULT	PFC temperature #3 fault has occurred
19	PFC2_OTP_FAULT	PFC temperature #2 fault has occurred
18	PFC1_OTP_FAULT	PFC temperature #1 fault has occurred
17	LATCH_FAULT	A fault has latched the power supply
16	OUTPUT_UV_FAULT	Output under voltage fault has occurred
15	HOLD_FAULT	Hold fault until the restart timer has expired
14	SW_OCP_FAULT	Software overcurrent fault has occurred, (firmware test)
13	HW_OCP_FAULT	Hardware overcurrent fault has occurred, (hardware comparator)
12	IOUTX_IMBALANCE	Output Current imbalance fault has occurred
11	Reserved	
10	SW_OVP_FAULT	Software output overvoltage fault has occurred, (firmware test)
9	USER_OVP_FAULT	User setting output overvoltage fault has occurred, (internal comparator)
8	HW_OVP_FAULT	Hardware output overvoltage fault has occurred, (hardware comparator)
7	INPUT_OVP_FAULT	Input overvoltage fault has occurred
6	PFC3_BAD_FAULT	PFC #3 fault has occurred
5	PFC2_BAD_FAULT	PFC #2 fault has occurred
4	PFC1_BAD_FAULT	PFC #1 fault has occurred
3	INPUT_IMBALANCE_FAULT	Input imbalance fault has occurred
2	INPUT3_BAD_FAULT	Input #3 fault has occurred
1	INPUT2_BAD_FAULT	Input #2 fault has occurred
0	INPUT1_BAD_FAULT	Input #1 fault has occurred

4.32 STATUS_INTERNAL (0xEB)

Command returns internal state or status of the secondary controller.

Bit #	Status Bit Name	Description
31	SEC3_OTP_FAULT	Secondary temperature #3 fault has occurred
30	SEC2_OTP_FAULT	Secondary temperature #2 fault has occurred
29	SEC1_OTP_FAULT	Secondary temperature #1 fault has occurred
28	PFC3_OTP_FAULT	PFC temperature #3 fault has occurred
27	PFC2_OTP_FAULT	PFC temperature #2 fault has occurred
26	PFC1_OTP_FAULT	PFC temperature #1 fault has occurred
25	PFC_OTP_FAULT	PFC temperature fault has occurred
24	Reserved	
23	DC_OK_FAST	Use for fast output under voltage detection
22	Reserved	
21	ISHARE_ENABLE	Ishare pin is enabled

20	Reserved	
19	PRELOAD_ENABLE	Preload is enabled
18	PRELOAD_OVERLOAD	Preload is in overloaded condition
17	SOFT_START	Power supply in soft start condition
16	Reserved	
15	PRIMARY_CALIBRATION	Primary calibration mode
14	SECONDARY_CALIBRATION	Secondary calibration mode
13	HW_OVP_TEST	Hardware OVP test mode
12	CURRENT_SOFTSTART	Soft start in current mode
11	VSTANDBY_ENABLE	5v output standby enable
10	ANALOG_PROG	Analog programming enabled (VPROG and IPROG signal)
9	OUTPUT_UNDER_VOLTAGE	Output under voltage condition
8	TEMPERATURE_COLD	Temperature is cold
7	FAN_FAULT	Fan fault has occurred
6	TEMPERATURE_TOO_COLD	Temperature is very cold
5	OTP_FAULT	Temperature fault has occurred
4	OTP_WARNING	Temperature warning has occurred
3	PWM_ENABLE	Converter PWM is running
2	INPUT_HIGH_LINE	Input High Line
1	IN_POWER_LIMIT	In power limit
0	IN_CURRENT_LIMIT	In current limit

4.33 STATE_INTERNAL (0xEC)

Indicates the state of the main output controller:

0x0000: Initialization state

0x0001: OFF state

0x0002: Current soft start state

0x0003: Voltage soft start state

0x0004: Reserved

0x0005: ON state

4.34 STATUS_PRIMARY (0xED)

Command returns the general status information about all PFCs.

Bit #	Status Bit Name	Description
15	VIN_IMBALANCE	Input imbalance has occurred
14	VIN_LOSS	Input loss has occurred
13	VIN_LOW	Input is low
12	Reserved	
11	PFC_OT_WARNING	PFC over temperature warning
10	PFC_OT_FAULT	PFC over temperature fault
9	PFC_LATCH	PFC is in latched state
8	PFC_STATE_OFF	PFC is off
7	BOOST_NOT_READY	PFC boost is not ready

6	PFC_TOO_LOW	PFC voltage is too low
5	PFC_OV_FAULT	PFC overvoltage fault
4	PFC_UV_FAULT	PFC under voltage fault
3	RELAY_OPEN	Relay is open
2	INPUT_OV_FAULT	Input overvoltage fault
1	INPUT_UV_FAULT	Input under voltage fault
0	INPUT_UV_EARLY_WARNING	Input under voltage early warning

4.35 XXX_FAULT_RESPONSE

These commands specify how the power supply behaves during a fault.

4.35.1 XXX_FAULT_RESPONSE to Voltage/Temperature

The data byte specifying the response to a voltage or temperature fault is detailed below:

Bit #	Description	Value	Meaning
7:6	Response	00	The PMBus device continues operation without interruption.
		01	The PMBus device continues operation for the delay time specified by bits [2:0] and the delay time unit specified for that particular fault. If the fault condition is still present at the end of the delay time, the unit responds as programmed in the Retry Setting (bits [5:3]).
		10	The device shuts down (disables the output) and responds according to the retry setting in bits [5:3].
		11	The device's output is disabled while the fault is present. Operation resumes and the output is enabled when the fault condition no longer exists.
5:3	Retry Setting	000	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
		001 - 110	The PMBus device attempts to restart the number of times set by these bits. The minimum number is 1 and the maximum number is 6. If the device fails to restart (the fault condition is no longer present and the device is delivering power to the output and operating as programmed) in the allowed number of retries, it disables the output and remains off until the fault is cleared. The time between the start of each attempt to restart is set by the value in bits [2:0] along with the delay time unit specified for that particular fault.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.
2:0	Delay Time	xxx	The number of delay time units, which vary depending on the type of fault. This delay time is used for either the amount of time a unit is to continue operating after a fault is detected or for the amount of time between attempts to restart.

Supported fault response:

Cmd Code	Command	Response Supported	Shutdown Delay	Retry Setting	Delay Time
0x41	VOUT_OV_FAULT_RESPONSE (default: 0x80, SD, no retry, latch output), register is read only.	10	0ms SD immediately	000 No retry	000 No restart Delay
0x45	VOUT_UV_FAULT_RESPONSE (default: 0x00, continue, do nothing)	00, 01, 10, 11	20ms * Delay Time (0ms -> 140ms)	000 – 111 111 = Max 20 retries	10ms * Delay Time (0 -> 70ms)
0x50	OT_FAULT_RESPONSE (default: 0xC0, SD and resume when fault is gone) (apply for FAN_FAULT also)	01, 10, 11	10s	000 – 111 111 = Max 20 retries	10s
0x56	VIN_OV_FAULT_RESPONSE (default: 0xC0, SD and resume when fault is gone)	01, 10, 11	6s	000 – 111 111 = Max 20 retries	6s
0x5A	VIN_UV_FAULT_RESPONSE (default: 0x77, SD delay and retry up to 6 times)	01, 10, 11	0.6s	000 – 111 111 = Max 20 retries	6s
0xDC	IOUTX_FAULT_RESPONSE (default: 0x77, SD delay and retry up to 6 times)	01, 10, 11	3s	000 – 111 111 = Max 20 retries	10ms * Delay Time (0 -> 70ms)

4.35.2 IOUT_FAULT_RESPONSE

The data byte specifying the response to an output current fault is detailed below according to PMBus specification:

Bit #	Description	Value	Meaning
7:6	Response	00	The PMBus device continues to operate indefinitely while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage (known as constant-current).
		01	The PMBus device continues to operate indefinitely while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT as long as the output voltage remains above the minimum value specified by IOUT_OC_LV_FAULT_LIMIT. If the output voltage is pulled down to less than that value, then the PMBus device shuts down and responds according to the Retry setting in bits [5:3].
		10	The PMBus device continues to operate, maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage, for the delay time set by bits [2:0] and the delay time units for specified in the IOUT_OC_FAULT_RESPONSE. If the device is still operating in current limiting at the end of the delay time, the device responds as programmed by the Retry Setting in bits [5:3].
		11	The PMBus device shuts down and responds as programmed by the Retry Setting in bits [5:3].

5:3	Retry Setting	000	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
		001 - 110	The PMBus device attempts to restart the number of times set by these bits. The minimum number is 1 and the maximum number is 6. If the device fails to restart (the fault condition is no longer present and the device is delivering power to the output and operating as programmed) in the allowed number of retries, it disables the output and remains off until the fault is cleared. The time between the start of each attempt to restart is set by the value in bits [2:0] along with the delay time unit specified for that particular fault.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.
2:0	Delay Time	xxx	The number of delay time units, which vary depending on the type of fault. This delay time is used for either the amount of time a unit is to continue operating after a fault is detected or for the amount of time between attempts to restart.

Supported fault response for IOUT_OC_FAULT_RESPONSE:

Cmd Code	Command	Response Supported	Shutdown Delay	Retry Setting	Delay Time
0x47	IOUT_OC_FAULT_RESPONSE (default: 0x00)	00, 01, 10,11	50ms * Delay Time (0ms -> 350ms)	000 – 111 111 = Max 20 retries	10ms * Delay Time (0ms -> 70ms)

Default register value is 0x00 for IOUT_OC_FAULT_RESPONSE: Continues to operate indefinitely while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage (known as constant-current).

5. Modbus Protocol

Communication on a Modbus network is initiated by a master with a query to a slave. After receiving and processing the query, the slave returns a reply to the master. The master can address individual slaves or uses a special broadcast address (0x00) to initiate a broadcast message to all slaves. No response is returned to broadcast requests.

The HPT/HPT-L/HPL series products only supports Modbus RTU. ASCII mode is not supported. Only one command (See chapter 4 table) can be read or written in a frame. A Modbus register is always 2 bytes of data (MSB first) even if the command table in chapter 4 specifies only 1 byte (# bytes column). In this case, MSB byte will always be 0.

See chapter (3.1 Device address and Group Command) about how the HPT/HPT-L/HPL series products address is set.


5.1 Modbus Physical Communication

HPT/HPT-L/HPL supports Modbus RTU over different serial port depending on control board configuration:


Physical Interface	Comments
RS485 Full-duplex (Standard Feature)	Default baudrate: 19200 baud, even parity, 1 stop bit
RS485 Half-duplex (Standard with different Setting)	Default baudrate: 19200 baud, even parity, 1 stop bit
UART (TTL level, Optional)	Default baudrate: 19200 baud, even parity, 1 stop bit
RS232 (Optional)	Default baudrate: 19200 baud, even parity, 1 stop bit

5.2 Modbus Message RTU Framing

In RTU mode, messages (request or response) frames are separated by a silent interval of at least 3.5 characters time. Each character is 11 bits (1 start, 8 bits data, 1 bit parity and 1 stop). 2 stops bits are required if no parity is used.



Modbus RTU Message Frame



The entire message frame must be transmitted as a continuous stream of characters. If a silent interval of more than 1.5 characters time occurs between 2 characters, the frame is declared incomplete and should be discarded by the receiver.

Character timing will depend on baudrate selected up to 19200 baud. For baudrate greater than 19200 baud, it is recommended to use a value of at least 1.75ms for inter-frame interval.

For example, at 19200 baud, 3.5 char is about 2ms for frame interval. At 115200 baud, a frame interval of 1.75ms is used.

The CRC field is appended as the last field of the message. The LSB is appended first followed by the MSB. The CRC calculation is started by first pre-loading a 16 bit register to all 1s.

5.3 Modbus Function Code

The HPT/HPT-L/HPL series products support the following Modbus function codes:

Function Description	Function Code
Read Holding Registers	0x03
Read Input Register	0x04
Write Single Register	0x06
Write Multiple Registers	0x10

Note: Reading the value of 2 successive commands/registers is not supported.

5.3.1 Modbus Function Code Read Holding Registers (0x03)

This function code is used to read the contents of a contiguous block of holding registers. The request specifies the starting register address and the number of registers to read. A register is 2 bytes of data (MSB first) even if the command table in chapter 4 specifies only 1 byte (# bytes column). This function can be used to read all readable commands defined in chapter 4.

Request Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Function Code	1 Byte	0x03
Starting Address MSB	1 Byte	0x00
Starting Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Quantity of Register MSB	1 Byte	0x00
Quantity of Register LSB	1 Byte	0x01 to 0x7B (number of words to read)
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Response Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address, even number)
Function Code	1 Byte	0x03
Byte count	1 Byte	2 * N (N = Quantity of Register in Request)
Register Value	N * 2 Bytes	Data
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Error Frame (in case of error):

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Error Code	1 Byte	0x83
Exception Code	1 Byte	0x01, 0x02, 0x03 or 0x04
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Here is an example of a request to read output voltage. Command (0x8B, READ_VOUT).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Starting Address MSB	Starting Address LSB	Qty of Register MSB	Qty of Register LSB	CRC LSB	CRC MSB
0xBE	0x03	0x00	0x8B	0x00	0x01	0xEE	0xEF

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Byte Count	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x03	0x02	0x00	0x00	0xAD	0x9F

Value = 0x0000, if VOUT_MODE = 0x18, N=-8 (1/256) -> 0x0000 / 256 = 0v (READ_VOUT = 0v).

5.3.2 Modbus Function Code Read Input Registers (0x04)

This function code is used to read the content of a contiguous input register. The Request specifies the starting register address and the number of registers to read. A register is 2 bytes of data (MSB first). This function can be used to read all readable commands defined in chapter 4.

Request Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Function Code	1 Byte	0x04
Starting Address MSB	1 Byte	0x00
Starting Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Quantity of Register MSB	1 Byte	0x00
Quantity of Register LSB	1 Byte	0x01 to 0x7B (number of words to read)
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Response Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address, even number)
Function Code	1 Byte	0x04
Byte count	1 Byte	2 * N (N = Quantity of Register in Request)
Register Value	N * 2 Bytes	Data
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Error Frame (in case of error):

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Error Code	1 Byte	0x84

Exception Code	1 Byte	0x01, 0x02, 0x03 or 0x04
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Here is an example of a request to read output voltage setting. Command (0x21, COMMAND_VOUT).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Starting Address MSB	Starting Address LSB	Qty of Register MSB	Qty of Register LSB	CRC LSB	CRC MSB
0xBE	0x04	0x00	0x21	0x00	0x01	0x7B	0x0F

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Byte Count	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x04	0x02	0x37	0x00	0xBA	0xDB

Value = 0x3700, VOUT_MODE = 0x18, N=-8 (1/256) -> 0x3700 / 256 = 55v (COMMAND_VOUT = 55v).

Here is another example of a request to read the manufacturer revision. Command (0x9B, MFR_REVISION, size = 4 bytes).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Starting Address MSB	Starting Address LSB	Qty of Register MSB	Qty of Register LSB	CRC LSB	CRC MSB
0xBE	0x04	0x00	0x9B	0x00	0x02	0x1A	0xEB

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Byte Count	Data	Data	Data	Data	CRC LSB	CRC MSB
0xBE	0x04	0x04	0x30	0x30	0x30	0x32	0x2F	0x95

Value = 0x30303032, in ascii -> 0002

5.3.3 Modbus Function Code Write Single Registers (0x06)

This function code is used to write a single register. It is used for all commands defined in chapter 4 with a size of 2 or less. The Request specifies the address of the register to be written. A register is 2 bytes of data (MSB first). A normal response is the echo of the request.

Note: The write command is only executed if WRITE_PROTECT (0x10) register is set to 0x00 (Enable writes).

Request Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Function Code	1 Byte	0x06
Register Address MSB	1 Byte	0x00
Register Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Register Value MSB	1 Byte	Value MSB
Register Value LSB	1 Byte	Value LSB
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Response Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address, even number)
Function Code	1 Byte	0x06
Register Address MSB	1 Byte	0x00
Register Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Register Value MSB	1 Byte	Written Value MSB
Register Value LSB	1 Byte	Written Value LSB
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Error Frame (in case of error):

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Error Code	1 Byte	0x86
Exception Code	1 Byte	0x01, 0x02, 0x03 or 0x04
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Here is an example of a request to enable any write commands. Command (0x10, WRITE_PROTECT).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x10	0x00	0x00	0x92	0xC0

Set WRITE_PROTECT register to 0x00.

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x10	0x00	0x00	0x92	0xC0

Echo back the request if write successful.

Here is an example of a request to set output voltage. Command (0x21, VOUT_COMMAND).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x21	0x37	0x00	0xD5	0x3F

Set 55v to output with VOUT_MODE=0x18(N=-8, 1/256), (55 * 256 = 0x3700)

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x21	0x37	0x00	0xD5	0x3F

Echo back the request if write successful.

Here is an example of a request to clear fault. Command (0x03, CLEAR_FAULTS). This command has no data.

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x03	0x00	0x00	0x63	0x05

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x03	0x00	0x00	0x63	0x05

Echo back the request if write successful.

Here is an example of a request to turn ON the unit. Command (0x01, OPERATION). This command has 1 byte of data.

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x01	0x00	0x80	0xC3	0x65

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Register Address MSB	Register Address LSB	Register Value MSB	Register Value LSB	CRC LSB	CRC MSB
0xBE	0x06	0x00	0x01	0x00	0x80	0xC3	0x65

Echo back the request if write successful.

5.3.4 Modbus Function Code Write Multiple Registers (0x10)

This function code is used to write a block of contiguous registers. The Request specifies the starting register address and the number of registers to write. A register is 2 bytes of data (MSB first). This function is used for commands (see chapter 4 table) with more than 2 bytes of data like USER_DATA_00, SERIAL_COMM_CONFIG ...

Note: The write command is only executed if WRITE_PROTECT (0x10) register is set to 0x00 (Enable writes).

Request Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Function Code	1 Byte	0x10
Starting Address MSB	1 Byte	0x00
Starting Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Quantity of Register MSB	1 Byte	0x00
Quantity of Register LSB	1 Byte	0x01 to 0x7B (number of words to write)
Byte Count	1 Byte	2 * N (N = Quantity of Register or Qty in byte size)
Registers Value	N * 2 Bytes	Value
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Response Frame:

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address, even number)
Function Code	1 Byte	0x10
Starting Address MSB	1 Byte	0x00
Starting Address LSB	1 Byte	0x00 to 0xFF (see PMBUS Cmd Code, chap 4.0)
Quantity of Register MSB	1 Byte	0x00
Quantity of Register LSB	1 Byte	0x01 to 0x7B (number of registers written)
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Error Frame (in case of error):

Slave Address	1 Byte	0xB0 to 0xBE (HPT/HPT-L/HPL Address)
Error Code	1 Byte	0x90
Exception Code	1 Byte	0x01, 0x02, 0x03 or 0x04
CRC LSB	1 Byte	
CRC MSB	1 Byte	

Here is an example of a request to write/set the serial configuration settings. Command (0xD7, SERIAL_COMM_CONFIG, size = 8).

Request Frame:

HPT/HPT-L/HPL Address	Function Code	Starting Address MSB	Starting Address LSB	Qty of Register MSB	Qty of Register LSB	Byte Count	Data	Data	Data	Data	Data
0xBE	0x10	0x00	0xD7	0x00	0x04	0x08	0x80	0x25	0x00	0x00	0x00

Data	Data	Data	CRC LSB	CRC MSB
0x02	0x00	0x00	0xA3	0x1D

Set 9600 baud (LSB 32 bits: 80250000), 1 stop bit (0x00), Even Parity (0x02), 8 Bits data (0x00)

Response Frame:

HPT/HPT-L/HPL Address	Function Code	Starting Address MSB	Starting Address LSB	Qty of Register MSB	Qty of Register LSB	CRC LSB	CRC MSB
0xBE	0x10	0x00	0xD7	0x00	0x04	0x6B	0x3D

5.4 Modbus Exception Responses

When a master sends a request to a power supply it expects a normal response. One of four possible events can occur from the master's query:

- If the slave device receives the request without a communication error, and can handle the query normally, it returns a normal response.
- If the slave does not receive the request due to a communication error, no response is returned. The master will eventually process a timeout condition for the request.
- If the slave receives the request, but detects a communication error (parity, CRC, ...), no response is returned. The master will eventually process a timeout condition for the request.
- If the slave receives the request without a communication error, but cannot handle it (for example, if the request is to read a non-existent output or register), the slave will return an exception response informing the client of the nature of the error.

The exception response message has two fields that differentiate it from a normal response:

- **Function Code Field:** In a normal response, the slave echoes the function code of the original request in the function code field of the response. All function codes have a most-significant bit (MSB) of 0 (their values are all below 80 hexadecimal). In an exception response, the slave sets the MSB (bits 7) of the function code to 1. This makes the function code value in an exception response exactly 80 hexadecimal higher than the value would be for a normal response. With the function code's MSB set, the master can recognize the exception response and can examine the data field for the exception code.
- **Data Field:** In a normal response, the slave may return data or statistics in the data field (any information that was requested in the request). In an exception response, the slave returns an exception code in the data field. This defines the slave condition that caused the exception.

MODBUS Exception Codes		
Code	Name	Meaning
0x01	ILLEGAL FUNCTION	The function code received in the query is not an allowable action for the slave. This may be because the function code is only applicable to newer devices and was not implemented in the unit selected. It could also indicate that the slave is in the wrong state to process a request of this type, for example because it is unconfigured and is being asked to return register values.
0x02	ILLEGAL DATA ADDRESS	The data address received in the query is not an allowable address for the slave. More specifically, the combination of reference number and transfer length is invalid. For a controller with 100 registers, the PDU addresses the first register as 0, and the last one as 99. If a request is submitted with a starting register address of 96 and a quantity of registers of 4, then this request will successfully operate (address-wise at least) on registers 96, 97, 98, 99. If a request is submitted with a starting register address of 96 and a quantity of registers of 5, then this request will fail with Exception Code 0x02 "Illegal Data Address" since it attempts to operate on registers 96, 97, 98, 99 and 100, and there is no register with address 100.
0x03	ILLEGAL DATA VALUE	A value contained in the query data field is not an allowable value for slave. This indicates a fault in the structure of the remainder of a complex request, such as that the implied length is incorrect. It specifically does NOT mean that a data item submitted for storage in a register has a value outside the expectation of the application program, since the MODBUS protocol is unaware of the significance of any particular value of any particular register.
0x04	SERVER DEVICE FAILURE	An unrecoverable error occurred while the slave was attempting to perform the requested action.

6. Physical Serial Communication

At the physical level, HPT/HPT-L/HPL may use different serial physical interface (UART, RS232, RS485 half/full duplex). The HPT/HPT-L/HPL products will always behave as a slave device. Slave nodes will not transmit data without a request from the master node and do not communicate with other slaves. UART (TTL) and RS232 serial interface may be used as an interface when only a short distance communication is required.

Each HPT/HPT-L/HPL device may be connected either directly on the trunk cable forming a daisy-chain or on a passive Tap with a derivation cable.

The default serial configuration is: 19200 baud, 1 Stop bit, Even Parity and 8 bits data.

6.1 Serial UART, RS232 Connection

HPT/HPT-L/HPL does not support flow control (RTS/CTS). It is using only 3 wires for RS232 or UART connection (RX, TX and SGND).

In this serial configuration:

- All HPT/HPT-L/HPL RX signals (pin 13) need to be connected together. This signal is then connected to TX of the master node.
- All HPT/HPT-L/HPL TX signals (pin 15) need to be connected together. This signal is then connected to RX of the master node.


6.2 Serial RS485 Half Duplex Connection

The HPT/HPT-L/HPL products support 2 wire (twisted pair) RS485 connections (half duplex) with ground signal.

In half duplex mode:

- All A (+, Non-Inverting input/output) are connected together
- All B (- or Inverting input/output) are connected together
- All Ground are connected together

Ideally, two ends of the cable will have a termination resistor connected across the two twisted wires. The HPT/HPT-L/HPL product does not have any termination resistor.




48-200V Output HPT/HPT-L/HPL signal connector (Half Duplex)	
Y	RS485_Y (pin 9), Noninverting Driver Output and Noninverting Receiver Input
Z	RS485_Z (pin 11), Inverting Driver Output and Inverting Receiver Input
GND	SGND (pin 12)

400V & 800V Output HPT/HPT-L/HPL signal connector (Half Duplex)	
Y	RS485_Y (pin 8), Noninverting Driver Output and Noninverting Receiver Input
Z	RS485_Z (pin 7), Inverting Driver Output and Inverting Receiver Input
GND	SGND (pin 4)

6.3 Serial RS485 Full Duplex Connection

HPT/HPT-L/HPL supports 4 wires (2 twisted pair) RS485 connections (full duplex) with ground signal. The data sent by the master are only received by the slaves. Data sent by a slave are only received by the master.

Ideally, both ends of both twisted cables will have a termination resistor connected across the twisted pair wires. HPT/HPT-L/HPL does not have any termination resistor.



48-200V Output HPT/HPT-L/HPL signal connector (Full Duplex)	
A	RS485_A (pin 13), Noninverting Receiver Input
B	RS485_B (pin 15), Inverting Receiver Input
Y	RS485_Y (pin 9), Noninverting Driver Output
Z	RS485_Z (pin 11), Inverting Driver Output
GND	SGND (pin 12)

400V & 800V Output HPT/HPT-L/HPL signal connector (Full Duplex)	
A	RS485_A (pin 1), Noninverting Receiver Input
B	RS485_B (pin 2), Inverting Receiver Input
Y	RS485_Y (pin 8), Noninverting Driver Output
Z	RS485_Z (pin 7), Inverting Driver Output
GND	SGND (pin 4)

7. CANopen protocol

A CAN master (client) is a controller that makes requests to nodes (server or HPT/HPT-L/HPL) to respond to its commands. A CAN slave (server or HPT/HPT-L/HPL) responds to the commands issued by the CAN master (client). The CAN protocol permits both single-master and multiple-master networks.

The data-byte units transported through a CAN network are called communication objects (COBs). HPT/HPT-L/HPL supports only Service Data Object (SDO). Objects are based on PMBus command specified in chapter 4.

Please, refer to “CiA 301 CANopen application layer and communication profile” for more protocol details.

7.1 CANBus Physical Communication

The network topology is a twisted two wire bus line (CANH and CANL) with common return (SGND) being terminated at both ends by resistors (120 Ω) representing the characteristic impedance of the bus line. All devices in a CANBus network shall use the very same bit rate.

HPT/HPT-L/HPL supports the following bit timing (default bit rate is 125kb/s):

Bit Rate	Estimated Bus Length
1 Mbits/s	25 m
800 Kbits/s	50 m
500 Kbits/s	100 m
250 Kbits/s	250 m
125 Kbits/s	500 m
50 Kbits/s	1000 m
20 Kbits/s	2500 m
10 Kbits/s	5000 m

Note:

It is possible to change the HPT/HPT-L/HPL bit rate when the device is connected to a CAN bus, using the Change_bit_rate 0xD5 command. It is important to make sure that the other devices on the bus will not malfunction or flag errors while the bit rate is being changed, it is highly recommended to make these changes when the device is disconnected to all other devices.

To change the bit rate using the CANopen protocol you need to follow the below steps:

1. Connect the device to the CANBus and power up.
2. Set the speed of the bus to match the unit's current bit rate.
3. Test communication.
4. Disable WRITE_PROTECT (0x10).
5. Change CANBUS_BIT_RATE (0xD5).
6. Change the bus speed to match step 5.
7. Test communication at the new speed.
8. (Optional) STORE_USER_ALL (0x15) to save the above settings.

HPT/HPT-L/HPL signal connector (CAN Bus)	
Pin 8	CANH bus line, CAN High (dominant high)
Pin 10	CANL bus line, CAN Low (dominant low)
GND	SGND (pin 12)

There is no termination resistor inside the power supply. User shall set termination resistors accordingly depending on the bus layout.

7.2 Frame Format

HPT/HPT-L/HPL is only using standard SDO data frame format with 11 bits identifier.

Identifier	Control	8 Data Bytes							
11 bits ID	DLC = 8	Cmd	Index LSB	Index MSB	SubIndex	Object Data			
		Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7

7.3 Identifier Setup

HPT/HPT-L/HPL uses SDO transmit COB type (0x0580-0x05FF) and SDO receive COB Type (0x0600-0x067F). The Node ID (address) of a CAN device must be within 1 to 127. In this case, up to 127 servers (HPT/HPT-L/HPL) can be addressed. The Communication Object Identifier (COB-ID) is directly dependent on the selected node ID.
 0x0600 + Node ID for receiving (COB-ID that the server receives on)

0x0580 + Node ID for transmitting (COB-ID that the server responds with)

The Node ID is based on the following table:

Device	Address	Address Bits (MSB to LSB)							
HPT/HPT-L/HPL	0x5x	0	1	0	1	1	A2	A1	A0
Global Broadcast	0x00	0	0	0	0	0	0	0	0

Note: Signals A2, A1, A0 in the output signal connector are used to differentiate up to 8 power supplies on the same bus via hardware switches. If using software to change address, more options are available.

The default Node ID address (with A2, A1, A0 not connected, all '1' with logic high as default) is 0x5F. In this case, COB-ID = 0x065F (0x0600 + 0x005F) for receiving and COB-ID = 0x5DF (0x0580 + 0x005F) for transmitting with respect to the slave device or server (HPT/HPT-L/HPL).

7.4 Object Dictionary

An object dictionary (OD) is a naming system that gives a unique identifier to each data item or object that is communicated over the CAN bus. An object is identified by an index and, if it is a complex object, also by a sub-index.

Each object of the HPT/HPT-L/HPL is addressed using a 16 bit index. HPT/HPT-L/HPL only supports the Manufacturer Specific Profile area from 0x2000 to 0x20FF. The LSB of this index represents the PMBus command code defined in chapter 4.

7.5 Service Data Object (SDO)

Basically, an SDO is transferred as a sequence of segments. Prior to transferring the segments there is an initialization phase where client and server prepare themselves for transferring the segments. For SDOs, it is

also possible to transfer a data set of up to four bytes during the initialization phase. This mechanism is called SDO expedited transfer.

Always the client (master) initiates an SDO transfer for any type of transfer. The owner of the accessed object dictionary is the server (HPT/HPT-L/HPL) of the SDO. Either the client or the server may take the initiative to abort the transfer of an SDO.

HPT/HPT-L/HPL supports the following services:

- SDO download (transfer data from the client (master) to the server (HPT/HPT-L/HPL)), which is subdivided into:
 - SDO download initiate
 - SDO download segment
- SDO upload (transfer data from the server (HPT/HPT-L/HPL) to the client (master)), which is subdivided into:
 - SDO upload initiate
 - SDO upload segment
- SDO abort transfer

SDO expedited transfer is used for transmission of up to 4 data bytes. It consists of one SDO request and one response. SDO segmented transfer is used for data objects larger than 4 Bytes.

HPT/HPT-L/HPL does not support SDO block transfer.

7.5.1 Service SDO download initiate (HPT/HPT-L/HPL write)

The client requests the server to prepare downloading of data by using the SDO download initiate service.

WRITE_PROTECT (0x10) must be set to 0x00 to enable write to any writable register.

Master request

Byte #	Description															
0	SDO command specifier. 8 bits: “0010nnes” (nn: only valid if e=s=1, number of bytes in d that do not contain data; e=1 for expedited transfer; s=1 if data size is indicated)															
1..2	Object index (LSB)															
3	Object subIndex															
4..7	d : Expedited data or data size if segmented transfer:															
d	<table><tr><th>e</th><th>s</th><th>Description for d (4..7) depending on bit definition in byte #0</th></tr><tr><td>0</td><td>0</td><td>d is reserved for further use.</td></tr><tr><td>0</td><td>1</td><td>d contains the number of bytes to be downloaded. Byte 4 contains the LSB and byte 7 contains the MSB</td></tr><tr><td>1</td><td>1</td><td>d contains the data of length 4-n to be downloaded, the encoding depends on the type of the data referenced by index and subIndex</td></tr><tr><td>1</td><td>0</td><td>d contains unspecified number of bytes to be downloaded</td></tr></table>	e	s	Description for d (4..7) depending on bit definition in byte #0	0	0	d is reserved for further use.	0	1	d contains the number of bytes to be downloaded. Byte 4 contains the LSB and byte 7 contains the MSB	1	1	d contains the data of length 4-n to be downloaded, the encoding depends on the type of the data referenced by index and subIndex	1	0	d contains unspecified number of bytes to be downloaded
e	s	Description for d (4..7) depending on bit definition in byte #0														
0	0	d is reserved for further use.														
0	1	d contains the number of bytes to be downloaded. Byte 4 contains the LSB and byte 7 contains the MSB														
1	1	d contains the data of length 4-n to be downloaded, the encoding depends on the type of the data referenced by index and subIndex														
1	0	d contains unspecified number of bytes to be downloaded														

Slave response

Byte #	Description
--------	-------------

0	SDO command specifier. 8 bits: "01100000" (0x60)
1..2	Object index (LSB)
3	Object subIndex
4..7	Reserved

Example: an SDO client requests a HPT/HPT-L/HPL at address 0xBE to write object identified by index 0x2010 (0x2000 + 0x10 for WRITE_PROTECT register) with 0x00 to enable writes.

Master (or Client) command packet:

Identifier	Control	Cmd	Index		SubIndex	Data			
0x65F	0x08	0x2F	0x10	0x20	0x00	0x00	0x00	0x00	0x00

Expedited transfer, data of length=1, data to write=0x00 -> Enable Write.

Cmd=0x2F: nn=1 (size=4-nn=1 bytes of data), es=11, expedited transfer, d contains the data.

HPT/HPT-L/HPL (or Server) response packet:

0x5DF	0x08	0x60	0x10	0x20	0x00	0x00	0x00	0x00	0x00
-------	------	------	------	------	------	------	------	------	------

Example: an SDO client requests a HPT/HPT-L/HPL at address 0xBE to write object identified by index 0x2021 (0x2000 + 0x21 for VOUT_COMMAND register) with 0x3200 (set vout=50v, if VOUT_MODE=0x18, 1/256v, 50*256=12800=0x3200)

Master (or Client) command packet:

Identifier	Control	Cmd	Index		SubIndex	Data			
0x65F	0x08	0x2B	0x21	0x20	0x00	0x00	0x32	0x00	0x00

Expedited transfer, data of length=2, data to write=0x3200 -> if 1/256v (see VOUT_MODE),

VOUT_COMMAND=50v.

Cmd=0x2B: nn=2 (size=4-nn=2 bytes of data), es=11, expedited transfer, d contains the data.

HPT/HPT-L/HPL (or Server) response packet:

0x5DF	0x08	0x60	0x21	0x20	0x00	0x00	0x00	0x00	0x00
-------	------	------	------	------	------	------	------	------	------

Example: an SDO client requests a HPT/HPT-L/HPL at address 0xBE to store or save user configuration (STORE_USER_ALL) defined by object index 0x2015 (0x2000 + 0x15 for STORE_USER_ALL register). This command does not have any data to send but WRITE_PROTECT register needs to be set to 0x00 before calling this command in order to enable writes.

Master (or Client) command packet:

Identifier	Control	Cmd	Index		SubIndex	Data			
0x65F	0x08	0x22	0x15	0x20	0x00	0x00	0x00	0x00	0x00

Expedited transfer, data of length=0, no data.

Cmd=0x22: nn=0 (e=1 -> expedited transfer, s=0 -> no data, nn not used, set to 0).

HPT/HPT-L/HPL (or Server) response packet:

0x5DF	0x08	0x60	0x15	0x20	0x00	0x00	0x00	0x00	0x00
-------	------	------	------	------	------	------	------	------	------

7.5.2 Service SDO download segment (HPT/HPT-L/HPL write)

The client transfers the segmented data to the server by using the SDO download service. The continue parameter indicates the server whether there are still more segments to be downloaded or that this was the last segment to be downloaded.

Master request

Byte #	Description
0	SDO command specifier. 8 bits: "000tnnc" (t: toggle bit set to 0 in first segment; <u>nn</u> : number of bytes in d that do not contain data; c=1 if this is the last segment; c=0 more segments to download)
1..7	d : Data segment

Slave response

Byte #	Description
0	SDO command specifier. 8 bits: "001t0000" (t: toggle bit set to 0 in first segment)
1..7	Reserved

7.5.3 Service SDO upload initiate (HPT/HPT-L/HPL read)

The client is using the service SDO upload for transferring the data from the server to the client. The client requests the server to prepare the data for uploading by using the SDO upload initiate service.

Master request

Byte #	Description
0	SDO command specifier. 8 bits: "01000000" (0x40)
1..2	Object index (LSB)
3	Object subIndex
4..7	Reserved

Slave response

Byte #	Description									
0	SDO command specifier. 8 bits: “0100nnes” (<u>nn</u> : only valid if e=s=1, number of bytes in d that do not contain data; e=1 for expedited transfer; s=1 if data size is indicated)									
1..2	Object index (LSB)									
3	Object subIndex									
4..7	<table><tr><td colspan="3">d : Expedited data or data size if segmented transfer</td></tr><tr><td>e</td><td>s</td><td>Description for d (4..7)</td></tr><tr><td>0</td><td>0</td><td>d is reserved for further use.</td></tr></table>	d : Expedited data or data size if segmented transfer			e	s	Description for d (4..7)	0	0	d is reserved for further use.
d : Expedited data or data size if segmented transfer										
e	s	Description for d (4..7)								
0	0	d is reserved for further use.								

	0	1	d contains the number of bytes to be uploaded. Byte 4 contains the LSB and byte 7 contains the MSB
	1	1	d contains the data of length 4-n to be uploaded, the encoding depends on the type of the data referenced by index and subIndex
	1	0	d contains unspecified number of bytes to be uploaded

Example: an SDO client requests a HPT/HPT-L/HPL at address 0xBE to read object identified by index 0x2021 (0x2000 + 0x21 for VOUT_COMMAND register).

Master (or Client) command packet:

Identifier	Control	Cmd	Index		SubIndex	Data			
0x65F	0x08	0x40	0x21	0x20	0x00	0x00	0x00	0x00	0x00

HPT/HPT-L/HPL (or Server) response packet:

0x5DF	0x08	0x4B	0x21	0x20	0x00	0x00	0x32	0x00	0x00
-------	------	------	------	------	------	------	------	------	------

Cmd=0x4B: nn=2 (size=4-nn=2 bytes of data returned), es=11, expedited transfer, d contains the data.
data=0x3200 -> if 1/256v (see VOUT_MODE), VOUT_COMMAND=50v.

7.5.4 Service SDO upload segment (HPT/HPT-L/HPL read)

The client requests the server to supply the data of the next segment by using the SDO upload segment service. The continue parameter indicates the client whether there are still more segments to be uploaded or that this was the last segment to be uploaded.

Master request

Byte #	Description
0	SDO command specifier. 8 bits: "011t0000" (t: toggle bit set to 0 in first segment)
1..7	Reserved

Slave response

Byte #	Description
0	SDO command specifier. 8 bits: "000tnnnc" (t: toggle bit set to 0 in first segment; <u>nnn</u> : number of bytes in d that do not contain data; c=1 if this is the last segment; c=0 more segments to upload)
1..7	d: Data segment

7.5.5 Service SDO abort transfer

The SDO abort transfer service aborts the SDO upload service or SDO download service of an SDO referenced by its number. The reason is indicated.

Abort transfer (from Master or Slave)

Byte #	Description
0	SDO command specifier. 8 bits: "10000000" (0x80)
1..2	Object index (LSB)
3	Object subIndex

4..7	SDO abort code (LSB)
------	----------------------

Description	Abort Code
CO_SDO_AB_NONE	0x00000000UL
CO_SDO_AB_TOGGLE_BIT	0x05030000UL
CO_SDO_AB_TIMEOUT	0x05040000UL
CO_SDO_AB_CMD	0x05040001UL
CO_SDO_AB_BLOCK_SIZE	0x05040002UL
CO_SDO_AB_SEQ_NUM	0x05040003UL
CO_SDO_AB_CRC	0x05040004UL
CO_SDO_AB_OUT_OF_MEM	0x05040005UL
CO_SDO_AB_UNSUPPORTED_ACCESS	0x06010000UL
CO_SDO_AB_WRITEONLY	0x06010001UL
CO_SDO_AB_READONLY	0x06010002UL
CO_SDO_AB_NOT_EXIST	0x06020000UL
CO_SDO_AB_NO_MAP	0x06040041UL
CO_SDO_AB_MAP_LEN	0x06040042UL
CO_SDO_AB_PRAM_INCOMPAT	0x06040043UL
CO_SDO_AB_DEVICE_INCOMPAT	0x06040047UL
CO_SDO_AB_HW	0x06060000UL
CO_SDO_AB_TYPE_MISMATCH	0x06070010UL
CO_SDO_AB_DATA_LONG	0x06070012UL
CO_SDO_AB_DATA_SHORT	0x06070013UL
CO_SDO_AB_SUB_UNKNOWN	0x06090011UL
CO_SDO_AB_INVALID_VALUE	0x06090030UL
CO_SDO_AB_VALUE_HIGH	0x06090031UL
CO_SDO_AB_VALUE_LOW	0x06090032UL
CO_SDO_AB_MAX_LESS_MIN	0x06090036UL
CO_SDO_AB_NO_RESOURCE	0x060A0023UL
CO_SDO_AB_GENERAL	0x08000000UL
CO_SDO_AB_DATA_TRANSF	0x08000020UL
CO_SDO_AB_DATA_LOC_CTRL	0x08000021UL
CO_SDO_AB_DATA_DEV_STATE	0x08000022UL
CO_SDO_AB_DATA_OD	0x08000023UL
CO_SDO_AB_NO_DATA	0x08000024UL

8. SCPI Protocol

HPT/HPT-L/HPL supports SCPI (Standard Commands for Programmable Instruments) over serial bus. SCPI protocol can be selected instead of Modbus using PMBus command (0xDE, HARDWARE_CONFIG register)

8.1 SCPI Physical Communication

The HPT/HPT-L/HPL supports SCPI over different serial port depending on control board configuration:

Physical Interface	Comments
RS485 Full-duplex (Standard Feature)	Default baudrate: 19200 baud, even parity, 1 stop bit
RS485 Half-duplex (Standard with different Setting)	Default baudrate: 19200 baud, even parity, 1 stop bit
UART (TTL level)	Default baudrate: 19200 baud, even parity, 1 stop bit
RS232	Default baudrate: 19200 baud, even parity, 1 stop bit

8.2 SCPI Programming Commands

The **CR LF** is defined as the mandatory message terminator for serial interfaces.

The maximum string size is limited to 128 characters total including message terminators. Up to 10 commands (separated by ';') can be sent into a single character string.

If multiple HPT/HPT-L/HPL are connected to the same physical bus, see “:INSTrument:NSElect” or “:INSTrument:SElect <value>” below.

Note:

Expression enclosed in [] are optional.

Expression enclosed in < > are programming values. They can be expressed in hexadecimal (#H1234), decimal (100) or floating point (10.5).

A vertical stroke ‘|’ in parameter definitions indicates alternative possibilities in the sense of OR

Standard Commands:

Command	Description
*CLS	(ESR) Clears the Standard Event Status Register and Clears the Events Queue
*ESE <NR1>	(ESE) Sets the Standard Event Status Enable Register
*ESE?	(ESE) Queries the Standard Event Status Enable Register
*ESR?	(ESR) Queries and Clears the Standard Event Status Register
*IDN?	Return Device ID as "<Manufacturer>, <ModelNumber>, <SerialNumber>, <FirmwareRev>"
*OPC	Start Operation Complete Active Mode
*OPC?	Has Operation completed? <0/1>
*RCL	Restore to the default user setting (E type registers saved by STORE_USER_ALL or *SAV)
*RST	Reset the Device
*SAV	Store all (E type) user setting registers into EEPROM, saved settings will be used after power cycle
*SRE <NR1>	(SRER) Sets the Service Request Enable Register
*SRE?	(SRER) Queries the Service Request Enable Register

*STB?	(SBR) Queries the Status Byte Register. Bit 6 is reset to 0, the other bits kept unchanged.
*TST?	Test the Device and Return the Result <0/1>
*WAI	Wait Until the Last Operation is Completed

Power Supply supported Commands:

Command	Description
:CURRent {<value> MAX MIN DEF}	Set output current limit
:CURRent:AMPLitude {<value> MAX MIN DEF}	:Current 14.5 (set current limit to 14.5A)
:CURRent:PROTection {<value> MAX MIN DEF}	:Current MAX (set to maximum current limit) :Current def (set to default current limit)
:CURRent:AMPLitude?	Read output current limit setting
:CURRent:PROTection?	:CURRent:AMPLitude?
:CURRent?	14.5 (response in A)
:INSTrument:NSElect <nn>	Select a specific power supply when multiple power supplies are connected to the same bus. Set <nn> to 0 for broadcast (default). <nn> is from 0 to 127. <nn> is the Slave Address divided by 2. At power up, no specific power supply is selected (broadcast mode, <nn> = 0). They will all execute or respond to command at the same time. Response to a query can be corrupted if multiple devices are connected and try to respond at the same time. (see chapter 3.1 for slave address) :INSTrument:NSElect 2 (select power supply address 0x04)
:INSTrument:NSElect?	Return the current selected power supply. Return a value between 0 and 127. See <nn> in :INSTrument:NSElect <nn>
:INSTrument:SElect <value>	Select a specific power supply when multiple power supplies are connected to the same bus. Set <value> to 0 for broadcast (default). <value> depends on A2-A0 on output signal connector and defines the power supply slave address (see chapter 3.1). At power up, no specific power supply is selected (broadcast mode, <value> = 0). They will all execute or respond to command at the same time. Response to a query can be corrupted if multiple devices are connected and try to respond at the same time. If A2-A0 = 000 -> <value> = #hB0 If A2-A0 = 001 -> <value> = #hB2 - If A2-A0 = 010 -> <value> = #hB4 If A2-A0 = 111 -> <value> = #hBE :INSTrument:SElect #hBE (select power supply address 0xBE)
:INSTrument:SElect?	Return the current selected power supply address. Between #hB0 and #hBE :INSTrument:SElect? 190 (response, 0xBE)
:MEASure:CURRent?	Measure main output current :MEASure:CURRent? 5.5 (Response in A)
:MEASure:POWer?	Measure main output power :MEASure:POWer? 1050 (Response in Watts)
:MEASure:TEMPerature?	Measure hottest temperature :MEASure: TEMPerature?

	88 (Response in Celsius)																																																			
:MEASure:VOLTage?	Measure main output voltage :MEASure: VOLTage? 100.4 (Response in Volt)																																																			
:OUTPut:STATe {ON OFF 1 0}	Turn ON or OFF main output :OUTPut:STATe ON (turn ON output) :OUTP:STAT 1 (turn ON output) :OUTPut:STAT OFF (turn OFF output) :OUTP:STAT 0 (turn OFF output)																																																			
:OUTPut:STATe?	Return power supply output enable state :OUTPut:STATe? 0 (output if OFF state)																																																			
:PMBUs <opcode>[,<size>][,<value>]	Specific command to write PMBus related command in SCPI format. <opcode> is PMBus Cmd Code defined in Chapter 4 <size> if there, <value> represents a HEX string of byte (LSB if size=2) <value> is the data formatted according to Chapter 4 (linear, string,...) depending on the command. :PMBUs 33, 2560 (cmd 0x21, set vout 10v = 2560, if VOUT_MODE=0x18, 1/256v, this format is only used for data size of 2 bytes or less) :pmbus 33,2,#h8034 (<value> = 0x3480, set vout = 52.5v, LSB) :pmbus 3 (send a clear fault command)																																																			
:PMBUs? <opcode>	Specific command to read PMBus related command in SCPI format. <opcode> is PMBus Cmd Code defined in Chapter 4. Response is always a Hexadecimal string (#Hxxxxxx). For 2 or less byte, LSB is returned first. Response data is formatted according to Chapter 4 table. :pmbus? #h21 (read VOUT_COMMAND register) #H8034 (response: 0x3480, if 1/256v, 0x3480 / 256 = 52.5v)																																																			
:STATus:OPERation:CONDition?	Read the Operational Condition register (16 bits) <table><tr><th>Bit#</th><th>Bit Name</th><th>Description</th></tr><tr><td>0</td><td>in_current_limit</td><td>In current limit</td></tr><tr><td>1</td><td>in_power_limit</td><td>In power limit</td></tr><tr><td>2</td><td>ac_high_line</td><td>Input High Line</td></tr><tr><td>3</td><td>pwm_enable</td><td>Converter PWM is running</td></tr><tr><td>4</td><td>ot_warning</td><td>Temperature warning</td></tr><tr><td>5</td><td>ot_fault</td><td>Temperature fault</td></tr><tr><td>6</td><td>temp_too_cold</td><td>Temperature is very cold</td></tr><tr><td>7</td><td>fan_fault</td><td>Fan fault</td></tr><tr><td>8</td><td>temp_cold</td><td>Temperature is cold</td></tr><tr><td>9</td><td>under_voltage</td><td>Output under voltage condition</td></tr><tr><td>10</td><td>analog_prog</td><td>Analog programming enable</td></tr><tr><td>11</td><td>vstby_enable</td><td>5v output standby enable</td></tr><tr><td>12</td><td>current_walkin</td><td>Soft start in current mode</td></tr><tr><td>13</td><td>hw_ovp_test_mode</td><td>Hardware OVP test mode</td></tr><tr><td>14</td><td>sec_calibration_mode</td><td>Secondary calibration mode</td></tr><tr><td>15</td><td>pri_calibration_mode</td><td>Primary calibration mode</td></tr></table>	Bit#	Bit Name	Description	0	in_current_limit	In current limit	1	in_power_limit	In power limit	2	ac_high_line	Input High Line	3	pwm_enable	Converter PWM is running	4	ot_warning	Temperature warning	5	ot_fault	Temperature fault	6	temp_too_cold	Temperature is very cold	7	fan_fault	Fan fault	8	temp_cold	Temperature is cold	9	under_voltage	Output under voltage condition	10	analog_prog	Analog programming enable	11	vstby_enable	5v output standby enable	12	current_walkin	Soft start in current mode	13	hw_ovp_test_mode	Hardware OVP test mode	14	sec_calibration_mode	Secondary calibration mode	15	pri_calibration_mode	Primary calibration mode
Bit#	Bit Name	Description																																																		
0	in_current_limit	In current limit																																																		
1	in_power_limit	In power limit																																																		
2	ac_high_line	Input High Line																																																		
3	pwm_enable	Converter PWM is running																																																		
4	ot_warning	Temperature warning																																																		
5	ot_fault	Temperature fault																																																		
6	temp_too_cold	Temperature is very cold																																																		
7	fan_fault	Fan fault																																																		
8	temp_cold	Temperature is cold																																																		
9	under_voltage	Output under voltage condition																																																		
10	analog_prog	Analog programming enable																																																		
11	vstby_enable	5v output standby enable																																																		
12	current_walkin	Soft start in current mode																																																		
13	hw_ovp_test_mode	Hardware OVP test mode																																																		
14	sec_calibration_mode	Secondary calibration mode																																																		
15	pri_calibration_mode	Primary calibration mode																																																		
:STATus:OPERation:ENABle <value>	Sets the Operational Condition Enable register																																																			

:STATus:OPERation:ENABLE?	Read the Operational Condition Enable register																																																					
:STATus:OPERation[:EVENT]?	Read the Operational Condition Event register																																																					
:STATus:PRESet	Preset all Operation and Questionable Enable registers																																																					
1. :STATus:QUEStionable:CONDition?	2. Read the Questionable Condition register (16 bits). Indicate the shutdown condition of the unit. <table><tr><td>3. it#</td><td>4. Bit Name</td><td>5. Description</td></tr><tr><td>6.</td><td>7. AC_BAD</td><td>8. Input AC Fault</td></tr><tr><td>9.</td><td>10. PFC_BAD</td><td>11. PFC Fault</td></tr><tr><td>12.</td><td>13. AC_IMB</td><td>14. AC Input Imbalance</td></tr><tr><td>15.</td><td>16. PRI_OV</td><td>17. Primary OVP</td></tr><tr><td>18.</td><td>19. HW_OV</td><td>20. Hardware OVP</td></tr><tr><td>21.</td><td>22. SW_OV</td><td>23. Software OVP</td></tr><tr><td>24.</td><td>25. OCP</td><td>26. Over Current</td></tr><tr><td>27.</td><td>28. UV</td><td>29. Output Under Voltage</td></tr><tr><td>30.</td><td>31. PFC_OTP</td><td>32. Primary Over Temperature</td></tr><tr><td>33.</td><td>34. SEC_OTP</td><td>35. Secondary Over Temperature</td></tr><tr><td>36. 0</td><td>37. FAN_FAULT</td><td>38. Fan Failure</td></tr><tr><td>39. 1</td><td>40. PRI_COMM_ERR</td><td>41. Primary Communication Timeout</td></tr><tr><td>42. 2</td><td>43. OUTPUT_FAULT</td><td>44. Output is turn Off due to fault</td></tr><tr><td>45. 3</td><td>46. SW_OFF</td><td>47. Output Off state (Pmbus command)</td></tr><tr><td>48. 4</td><td>49. REMOTE_OFF</td><td>50. Remote Off</td></tr><tr><td>51. 5</td><td>52. RFU</td><td>53. Reserved</td></tr></table>			3. it#	4. Bit Name	5. Description	6.	7. AC_BAD	8. Input AC Fault	9.	10. PFC_BAD	11. PFC Fault	12.	13. AC_IMB	14. AC Input Imbalance	15.	16. PRI_OV	17. Primary OVP	18.	19. HW_OV	20. Hardware OVP	21.	22. SW_OV	23. Software OVP	24.	25. OCP	26. Over Current	27.	28. UV	29. Output Under Voltage	30.	31. PFC_OTP	32. Primary Over Temperature	33.	34. SEC_OTP	35. Secondary Over Temperature	36. 0	37. FAN_FAULT	38. Fan Failure	39. 1	40. PRI_COMM_ERR	41. Primary Communication Timeout	42. 2	43. OUTPUT_FAULT	44. Output is turn Off due to fault	45. 3	46. SW_OFF	47. Output Off state (Pmbus command)	48. 4	49. REMOTE_OFF	50. Remote Off	51. 5	52. RFU	53. Reserved
3. it#	4. Bit Name	5. Description																																																				
6.	7. AC_BAD	8. Input AC Fault																																																				
9.	10. PFC_BAD	11. PFC Fault																																																				
12.	13. AC_IMB	14. AC Input Imbalance																																																				
15.	16. PRI_OV	17. Primary OVP																																																				
18.	19. HW_OV	20. Hardware OVP																																																				
21.	22. SW_OV	23. Software OVP																																																				
24.	25. OCP	26. Over Current																																																				
27.	28. UV	29. Output Under Voltage																																																				
30.	31. PFC_OTP	32. Primary Over Temperature																																																				
33.	34. SEC_OTP	35. Secondary Over Temperature																																																				
36. 0	37. FAN_FAULT	38. Fan Failure																																																				
39. 1	40. PRI_COMM_ERR	41. Primary Communication Timeout																																																				
42. 2	43. OUTPUT_FAULT	44. Output is turn Off due to fault																																																				
45. 3	46. SW_OFF	47. Output Off state (Pmbus command)																																																				
48. 4	49. REMOTE_OFF	50. Remote Off																																																				
51. 5	52. RFU	53. Reserved																																																				
:STATus:QUEStionable:ENABLE <value>	Set the Questionable Condition Enable register																																																					
:STATus:QUEStionable:ENABLE?	Read the Questionable Condition Enable register																																																					
:STATus:QUEStionable[:EVENT]?	Read the Questionable Condition Event register																																																					
:SYSTem:CAPability?	Return device class capability. (DCPSUPPLY) :SYSTem:CAPability? DCPSUPPLY (Response)																																																					
:SYSTem:ERRor?	The oldest error message is removed from the Error Queue and returned. If the Error Queue is empty, a 0 is returned. :SYSTem:ERRor? -222, "Data out of range" (Response if error)																																																					
:SYSTem:VERSion?	Read the SCPI Compliance year that this interface adheres to. :SYSTem:VERSion? 1999.0 (Response)																																																					
:VOLTage {<value> MAX MIN DEF}	Set main output voltage																																																					
:VOLTage:AMPLitude {<value> MAX MIN DEF}	:VOLTage 64 (set output voltage to 64v)																																																					
:VOLTage?	Read output voltage setting																																																					
:VOLTage:AMPLitude?	: VOLTage:AMPLitude? 64 (response in V)																																																					

:VOLTage:LIMit:LOW {<value> MAX MIN DEF}	Set Under Voltage Limit :VOLTage:LIMit:LOW 25 (set under voltage detection to 25v)
:VOLTage:LIMit:LOW?	Read the Under Voltage Limit setting :VOLTage:LIMit:LOW? 25 (Response in V)
:VOLTage:PROTection:LEVel {<value> MAX MIN DEF}	Set Over Voltage Protection level :VOLTage:PROTection:LEVel 105 (set OVP to 105v)
:VOLTage:PROTection:LEVel?	Read the Over Voltage Protection setting :VOLTage:PROTection:LEVel? 105 (Response in V)

9. LED and Signals

Alarm signal and LED State at different conditions:

See the HPT/HPT-L/HPL Series Installation Manual for further details.

Conditions	LED State		Signals			
	AC OK	DC OK	AC OK	DC OK	FAN_FAIL/TEMP	Remote on/off inhibit ⁽³⁾
AC input OK	ON	ON ⁽²⁾	Active	Active	Active Low	Inactive
AC input below control system startup voltage	OFF	OFF	Inactive	Inactive	Inactive	Don't care
AC present but out of range, PFC failure, missing phase or internal communications fault	Blink 0.2s on, 0.2s off	OFF	Inactive	Inactive	Active Low	Don't care
Output over voltage protection	ON	OFF	Active	Inactive	Active Low	Inactive
Output over current protection (constant current mode)	ON	Blink 0.2s on, 0.2s off	Active	Active or Inactive ⁽²⁾	Active Low	Inactive
Fan failure/thermal shutdown	ON	OFF	Active	Inactive	Active High ⁽¹⁾	Inactive
Safety interlock input is open circuit ⁽⁴⁾	ON	Double blink 0.2s on, 1.0s off	Active	Inactive	Active Low	Inactive
Remote on/off unit disabled	ON	Blink 1.0s on, 1.0s off.	Active	Inactive	Active Low	Active
Digital communications on/off unit disabled	ON	Blink 1.0s on, 1.0s off.	Active	Inactive	Active Low	Inactive
Bootloader firmware update in progress	Both LEDs blink together: 1.0s on, 1.0s off		Inactive	Inactive	Inactive	Don't care
Bootloader update complete	Blink 0.5s on, 0.5s off Blink 1.0s on, 1.0s off		Inactive	Inactive	Inactive	Don't care

Notes:

1. In case of fan failure and/or over-temperature, FAN FAIL/TEMP warning signal will be set 10s before output shutdown.
2. DC OK LED is on if output voltage \geq VOUT_UV_FAULT_LIMIT parameter.

3. Remote ON/OFF factory setting is: Active = Inhibit operation. User configurable.
4. Indication of Safety Interlock status takes precedence over status of ON/OFF controls.

10. Interlock

The purpose of this section is to define operational behaviour of the safety interlock, introduced on HPT5K0TS400 and HPT5K0TS800. It is essential for the development of the product firmware.

Terminology Used

10.1 Functional Definitions:

10.1.1 Unexpected Start-Up.

A key feature that the internal control and interpretation of the interlock signal must provide is the prevention of unexpected start-up. We must presume that in a customer system it may be possible for the interlock and HW Enable signal to remain high during a drop-out of AC power to the HPT. Without enforcing a change of state upon one of the input signals, the PSU output would therefore start when it was ready, 'seeing' a full complement of activation signals that have remained asserted during the AC failure.

Prevention of unexpected start-up is realised by having a simple logical sequence:

The interlock input must be high before the HW Enable goes from low to high, while the PSU control system is active and monitoring input signals. It must be the logic transition from low to high that completes the complement of required inputs.

This feature is required when the REM ON/OFF input pin (configured as INHIBIT by default) is configured as ENABLE. See also sections: 3 paragraph 3; section 7 and section 9.

10.1.2 Function checking / Status monitoring.

Performance level 'd' requires a category 2 architecture for the safety interlock. This architecture is defined in section 6.2.5. of ISO13849-1 and demands the ability of the machine control system to check the status of the interlock.

Status monitoring register: bit 7 of register 0x7F STATUS_OTHER.

Logic co-ordination

The logic co-ordination from HW input to GUI representation will follow this scheme:

HPT5K0 Interlock hardware Input on J2 pins 23,24	0x7F STATUS_OTHER register bit 7	Meaning
Opto diode active (high)	0	Safety system controller or circuit has confirmed the system is safe and ready to start
Opto diode off (low)	1	Safety system controller or circuit is open circuit/stop/not ready/wire broken/connector removed

10.1.3 Fail Safe Input

To establish a 'fail-safe' input to the interlock, active high or current drive into the opto-diode must signify 'safe to activate output'. A broken input wire or connector removal will therefore prevent the PSU from starting.

However, it is not desirable to lock the programming of the hardware ON/OFF input into Active=Enable, by preventing users from re-programming CFG_REMOTE_INHIBIT_LOGIC (bit 9 of 0xD6 USER_CONFIGURATION). Some customers will not want or use the interlock and should be able to use HW Inhibit or SW Enable in the conventional manner.

The signal sequence defined in section 1 for the prevention of unexpected start-up, must therefore be activated when HW ON/OFF is user programmed to Enable (CFG_REMOTE_INHIBIT_LOGIC set to 0).

If the user wants to use only HW Enable then the Interlock requires a continuous external current source to drive the opto.

If the user wants to use only Inhibit then the Interlock also requires a continuous external current source to drive the opto. We cannot provide a means to over-ride (de-power) the interlock input.

10.1.4 Visual Status Indication

The status of the interlock input will be indicated by a unique blink pattern from the DC OK LED. This will be 0.2s on, 0.2s off, 0.2s on, 1s off and is described as 'double blink' below. This visual indication signifies that the interlock input is NOT present. This status indication will take precedence over the indication of HW & SW ON/OFF (0x01 OPERATION command).

Fundamental activation sequence

Step	AC Input	Interlock Input	Remote ON/OFF configured as ENABLE	OPERATION command (Active by default)	DC Output	Interlock Status Bit 0x7F bit 7	DC OK LED
1	0	0	0	-	0	-	OFF
2	1	0	0	1	0	0	Double blink
3	1	1	0	1	0	1	1s blink
4	1	1	0 to 1 ³	1	1	1	ON
5	1	1 to 0 ¹	1	1	0	1 to 0 ¹	Double blink
6	1	0 to 1 ²	1	1	0	0 to 1	Fast 0.2/0.2s blink indicating error
7	1	1	1 to 0	1	0	1	1s blink
8	1	1	0 to 1 ³	1	1 ³	1	ON

Notes:

1: Safety control system shutdown event

2: User clears safety system shutdown and Interlock input restored. Output does not start because interlock input has not been followed by LOW to HIGH of ENABLE input.

3: Output start-up with Rem ON/OFF configured as ENABLE: Interlock & OPERATION both = 1 followed by REM ON/OFF 0 to 1.

AC fail and restart – Unexpected start-up prevention

In this sequence the output does not start after AC fail, because the DSP does not see HW Enable change from 0 to 1.

Step	AC Input	Interlock Input	Remote ON/OFF configured as ENABLE	OPERATION command (Active by default)	DC Output	Interlock Status Bit 0x7F bit 7	DC OK LED
1	1	1	1	1	1	1	ON
2	0	1	1	-	0	-	OFF
3	1	1	1	1 ¹	0	1	OFF

Note 1: OPERATION command defaults to 1 during DSP startup.

AC fail and restart with REM ON/OFF configured as INHIBIT

There will be no co-dependency between the interlock and REM ON/OFF when the input pin is configured as Active high = INHIBIT. There will be no prevention of unexpected start-up.

Step	AC Input	Interlock Input	Remote ON/OFF configured as INHIBIT	OPERATION command (Active by default)	DC Output	Interlock Status Bit 0x7F bit 7	DC OK LED
1	1	1	0	1	1	1	ON
2	0	1	0	-	0	-	OFF
3	1	1	0	1 ¹	1	1	ON

Note 1: OPERATION command defaults to 1 during DSP startup.

User toggles OPERATION command

In this sequence the user de-activates the output via comms. Some users will not use the comms so we must avoid including this input in the interlock logic.

Step	AC Input	Interlock Input	Remote ON/OFF configured as ENABLE	OPERATION command (Active by default)	DC Output	Interlock Status Bit 0x7F bit 7	DC OK LED
1	1	1	1	1	1	1	ON
2	1	1	1	0	0	1	OFF
3	1	1	1	1	1	1	ON

Neither HW Enable or Interlock required

The comms Enable signal is on by default and if neither interlock or HW Enable is required then HW on/off will be left as delivered as Inhibit, but a fixed input must be provided to the Interlock.

Step	AC Input	Interlock Input	Remote ON/OFF configured as INHIBIT	OPERATION command (Active by default)	DC Output	Interlock Status Bit 0x7F bit 7	DC OK LED
1	1	0 ¹	0	1	0	0	Double blink
2	1	1	0	1	1	1	ON
3	0 ²	1	0	-	0	-	OFF
4	0 to 1 ³	1	0	1	1	1	ON
5	1	1	1 ⁴	1	0	1	1s blink
6	1	1	0	1	1	1	ON
7	1	1	0	0 ⁵	0	1	1s blink

Notes:

1: Start up prevented by lack of interlock input.

2: AC fail with Rem ON/OFF configured as INHIBIT.

3: AC restored after fail, with Rem ON/OFF configured as INHIBIT. Unexpected start-up is only prevented when Rem ON/OFF is configured as ENABLE.

4: Output disabled by HW Inhibit signal.

5: Output disabled by OPERATION command.

11. Preload unlock configuration (HPT5K0TS400 & 800 only)

Description

The preload function is enabled by default in HPT400/800 to ensure safe startup. When enabled, it prevents certain setting functions from being updated. To modify these parameters, preload must first be disabled.

Command Format

0xF0 0x01 0x23 0xAF 0x8D // Size = 4 bytes

Access Condition

Write Protect must be set to **0x00**.

Operation

Disables the preload configuration in the **USER_CONFIG** register.

Allows setting functions to be updated.

User may still store this configuration as usual.

12. Functional PMBus command maps

This section is designed to group all relevant modbus command codes – sorted by function. The PMBus command maps described in this section are:

- Fan Management
- AC Input Under and Overvoltage protection
- Output Abnormal Voltage protection
- Interlock status monitor
- Interlock inhibit link
- DC-OK Signal
- User configurable fault responses & hardware signal logic configuration
- Fault responses for output current fault conditions
- Analog programming
- Potentiometer options
- Remote Inhibit
- Shutdown Inspector

12.1 Fan Management

Cmd Code	Command Name	Memory Type	Number of Bytes	Default Value	Comments
0x3A	FAN_CONFIG_1_2	RO	1	0x90	See PMBus Spec section 14.10. The default value indicates a single fan in position 1, controlled by duty cycle. The value will be 0x99 where two fans are fitted.
0x3B	FAN_COMMAND_1	R/W-E	2	0x0000	See PMBus Spec section 14.12. Linear data format. Used to program the minimum fan speed, which is overridden as necessary by the control system to maintain sufficient airflow.
0x3D	FAN_CONFIG_3_4	RO	1	0x00	See PMBus Spec section 14.11. The default value indicates that no fan is fitted to positions 3 or 4. This command will be used in models with more than 2 fans.
0x81	STATUS_FAN_1_2	RO	1	0x00	See PMBus Spec section 17.10. This command reports on the status of any fan installed in position 1 or 2.
0x82	STATUS_FAN_3_4	RO	1	0x00	See PMBus Spec section 17.11. This command reports on the status of any fan installed in position 3 or 4.
0x90	READ_FAN_SPEED_1	RO	2		Linear data format. Used to access the fan speed in RPM
0x91	READ_FAN_SPEED_2	RO	2		As for fan 1, if fitted.
0x92	READ_FAN_SPEED_3	RO	2		As for fan 1, if fitted.
0xD6	USER_CONFIGURATION	R/W-E	2	0x0300	This command is used to store a number of user settings in non-volatile memory, including bit 3 to shutdown the fans when the output is off.
0xEE	FAN_DUTY_CYCLE	RO	2	0x0000	Linear data format. Fan control duty cycle (%)

12.2 AC Input Under and Overvoltage Protection

Cmd Code	Command Name	Memory Type	Number of Bytes	Default Value	Comments
0x55	VIN_OV_FAULT_LIMIT	RO	2		Linear data format. Read Only. Upper DC limit of rectified AC input.
0x56	VIN_OV_FAULT_RESPONSE	R/W-E	1	0xC0	Default: Shutdown delay, retry when fault is gone Shut down delay time and action when fault is cleared. Options for action are: Delay response, Retry; Disable, Retry; Disable, Resume when OK.
0x57	VIN_OV_WARN_LIMIT	RO	2		Linear data format, read only.
0x58	VIN_UV_WARN_LIMIT	RO	2		Linear data format, read only.
0x59	VIN_UV_FAULT_LIMIT	RO	2		Linear data format, read only.
0x5A	VIN_UV_FAULT_RESPONSE	R/W-E	1	0x70	Shut down delay time, retry up to 6 times

12.3 Output Abnormal Voltage Protection

Cmd Code	Command Name	Memory Type	Number of Bytes	Default Value	Comments
0x40	VOUT_OV_FAULT_LIMIT	R/W-E	2		Linear data format. 115% of nominal voltage.
0x41	VOUT_OV_FAULT_RESPONSE	R/W-E	1	0x80	Shutdown, no retry, always latch on output OV
0x42	VOUT_OV_WARN_LIMIT	R/W-E	2		Linear data format. 110% of nominal voltage
0x7A	STATUS_VOUT	RO	1	0X00	

12.4 Interlock Status Monitor

Cmd Code	Command Name	Type	Number of bytes	Default value	Comments
0x7F	STATUS_OTHER	Read Only	1	0x80	
Bit Number	Bit Name	Bit Setting Behaviour			
7	IL_STATUS	0: Interlock signal input is active. Ready to start the output. XP Insight status indicator: Green 1: No interlock signal present. Power switching is disabled. No power output. XP Insight status indicator: Red			
6	Manufacturer use only				
5	Manufacturer use only				
4	Manufacturer use only				
3..0	Reserved				

12.5 Interlock Inhibit Link

Bit Number	Bit Name	Bit Setting Behaviour
6	IL_INH_LINK	<p>0: No reset sequence via the Remote ON/OFF input. No prevention of unexpected start-up. If the Remote ON/OFF logic is ready, the O/P will start with AC input or activation of the interlock input.</p> <p>1: Co-dependency of IL and Rem ON/OFF inputs. To start the O/P, interlock I/P must be active, followed by transition of the Rem ON/OFF logic from the OFF to ON state.</p>

12.6 DC-OK Signal

Cmd Code	Command Name	Memory Type	No. Bytes	Default Value	Comments
0x40	VOUT_OV_FAULT_LIMIT	R/W/-E	2		Linear data format. Default value is 115% of nominal output voltage
0x41	VOUT_OV_FAULT_RESPONSE	RO	1	0x80	
0x42	VOUT_OV_WARN_LIMIT	R/W/-E	2		Linear data format. Default value is 110% of nominal output voltage.
0x43	VOUT_UV_WARN_LIMIT	R/W-E	2		Linear data format. Default value is 96% of nominal output voltage.
0x44	VOUT_UV_FAULT_LIMIT	R/W-E	2		Linear data format. Default value is 95% of nominal output voltage.
0x45	VOUT_UV_FAULT_RESPONSE	R/W-E	1	0x00	Continue operation, with no shutdown. See section VOUT_UV_FAULT_RESPONSE for alternative actions.

12.7 User Configurable Fault Responses

The following tables explain the specific bits of the 0xD6 USER_CONFIGURATION command, which the user may set to modify the behaviour of the hardware input and output signals.

12.7.1 Hardware Signal Logic Configuration

Bit Number	Bit Name	Bit Setting Behaviour
9	CFG_REMOTE_INHIBIT_LOGIC	<p>This bit sets the logic polarity of the Remote ON/OFF input signal. The default setting of the bit is 1, meaning that the output will start with no connection to the input pin.</p> <p>0: No input signal = Output OFF. Input pin driven = Output ON</p> <p>1: No input signal = Output ON. Input pin driven = Output OFF</p>
7	CFG_FAN_TEMP_OK_SIG_LOGIC	<p>This bit sets the logic polarity of the FAN_TEMP_OK output signal. The default setting of the bit is 0, meaning that the open Drain output is pulling down when the fan and temperature are OK.</p> <p>0: Output pin pulled low = Status OK. Pin internally pulled up = Fan fail or Overtemp.</p> <p>1: Output pin pulled low = Fan fail or Overtemp. Pin internally pulled up = Status OK.</p>
6	IL_INH_LINK	<p>0: No reset sequence via the Remote ON/OFF input. No prevention of unexpected start-up. If the Remote ON/OFF logic is ready, the O/P will start with AC input or activation of the interlock input.</p> <p>1: Co-dependency of Interlock and Remote ON/OFF inputs. To start the O/P, interlock I/P must be active, followed by transition of the Rem ON/OFF logic from the OFF to ON state.</p>
5	CFG_DCOK_SIG_LOGIC	<p>This bit sets the logic polarity of the DC OK output signal. The default setting of the bit is 0, meaning that the open Collector output is pulling down when the output voltage is between the upper and lower fault limits.</p> <p>0: Output pin pulled low = O/P voltage is good.</p> <p>1: Output pin pulled low = O/P is over or under voltage.</p>
4	CFG_ACOK_SIG_LOGIC	<p>This bit sets the logic polarity of the AC OK output signal. The default setting of the bit is 0, meaning that the open Collector output is pulling down when the AC input voltage is between the upper and lower fault limits and all phases are present</p> <p>0: Output pin pulled low = AC input voltage is good.</p> <p>1: Output pin pulled low = AC input voltage out of limits or lost phase.</p>

12.7.2 Fault Responses for Output Voltage and Secondary Circuit Temperature

Bit Numbers	Description	Binary Value	Explanation
7..6	Response	00	The PMBus device continues operation without interruption.
		01	The PMBus device continues operation for the Shutdown Delay time specified in the table below. If the fault condition is still present at the end of this period, the unit responds as programmed in the Retry Setting, bits 5..3.
		10	The device shuts down (disables the output) and responds according to the Retry Setting in bits 5..3.
		11	The device output is disabled while the fault is present. Operation resumes and the output is enabled when the fault condition has been cleared.
5..3	Retry Setting	000	A zero value for Retry Setting results in no attempt to restart. The output remains disabled until the fault is cleared.
		001..110	The PMBus device will attempt to restart from 1 to 6 times, as determined by this binary value. If the device fails to start within the defined number of retries, the output is disabled and remains off until the fault is cleared. Starting is defined as: the fault condition is no longer present, the device is delivering power to the output and functioning as programmed. The period between start attempts is the Retry Delay, as described in the table below.
		111	The PMBus device attempts to restart up to a maximum of 20 times ¹ , unless the bias power is removed, another fault condition forces a shutdown, or it is commanded OFF, by the Remote ON/OFF pin, the OPERATION command, or both.
2..0	Delay Time		A user programmable multiplication factor, which for some of the fault responses in the table below, may be combined with a pre-defined unit of time that varies depending upon the type of fault. The resulting time period is either the Shutdown Delay, while a unit continues to operate after a fault, before shutting down, or the Retry Delay period between attempts to restart.

12.8 Fault Responses for Output Current Fault Conditions (0x47)

Bit Numbers	Description	Binary Value	Explanation
7..6	Response	00	The unit continues operation indefinitely, while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT, without regard to the output voltage (Constant Current mode operation).
		01	The unit continues operation indefinitely, while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT, while the output voltage remains above the minimum value specified by IOUT_OC_LV_FAULT_LIMIT.

			If the output voltage is pulled below this value, then the output will stop and the unit will respond according to the Retry Setting in bits 5..3.
		10	The unit continues to operate, maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT, without regard to the output voltage, for the delay time set by bits 2..0 and the delay time units specified in the table for IOUT_OC_FAULT_RESPONSE. If the unit is still operating in constant current mode at the end of the delay time, the unit will respond as programmed by the Retry Setting in bits 5..3.
		11	The unit shuts down the output and responds as programmed by the Retry Setting in bits 5..3.
5..3	Retry Setting	000	A zero value for Retry Setting results in no attempt to restart. The output remains disabled until the fault is cleared.
		001..110	The unit will attempt to restart from 1 to 6 times, as determined by this binary value. If the device fails to start within the defined number of retries, the output is disabled and remains off until the fault is cleared. Starting is defined as: the fault condition is no longer present, the device is delivering power to the output and functioning as programmed. The period between start attempts is set by bits 2..0, along with the delay time unit specified for that fault.
		111	The PMBus device attempts to restart up to a maximum of 20 times ¹ , unless the bias power is removed, another fault condition forces a shutdown, or it is commanded OFF, by the Remote ON/OFF pin, the OPERATION command, or both.
2..0	Delay Time		The number of delay time units, which vary depending upon the type of fault. This delay time is used for either the amount of time a PSU is to continue operating after a fault is detected, or for the amount of time between restart attempts.

Example:

Bits 7 & 6 = 11 : The unit shuts down the output and responds as programmed by the Retry Setting

Bits 5, 4 & 3 = 110 : number of retries = 6

Bits 2, 1 & 0 = 011 : 30ms delay

Byte: 11110011

Register setting: 0xF3

12.9 Analog Programming

The following bits of command 0xD6 USER_CONFIGURATION may be used to manipulate the function parameters:

Bit Number	Bit Name	Bit Setting Behaviour
14	CFG_DISABLE_VPROG	0: (Default) When analogue programming is active, the VPROG input pin controls the output voltage. 1: When analogue programming is active, the VPROG input pin is ignored. The value of 0x21 VOUT_COMMAND determines the output voltage and only the IPROG input is observed.
13	CFG_DISABLE_IPROG	0: (Default) When analogue programming is active, the IPROG input pin controls the output current limit. 1: When analogue programming is active, the IPROG input pin is ignored. The value of 0x46 IOUT_OC_FAULT_LIMIT determines the current limit threshold and only the VPROG input is observed.
12	CFG_ANALOG_PROG	0: (Default) The status of the PMBUS_EN input pin will determine whether analogue or static programming of output voltage and current limit are active. 1: The PMBUS_EN input pin is ignored. Analogue programming is active and linear voltage inputs must be provided to the VPROG and IPROG input pins to obtain an output.

12.10 Potentiometer Options

Configuration is performed through the controls in the user interface, or by writing bits in the following command:

Cmd Code	Command Name	Memory Type	Number of Bytes	Default Value	Comments
0xD6	USER_CONFIGURATION	R/W-E	2	0x0300	See USER_CONFIGURATION section for details of all the bits.
Bit Number	Bit Name	Bit Setting Behaviour			
11	CFG_POTENTIOMETER_FULL_ADJ	0: Output voltage will be adjusted by $\pm 10\%$. This is the factory default setting. 1: Output voltage will be adjusted between 0% and 105% of nominal set voltage NOTE: Bit 10 must be cleared to 0 in order to use the potentiometer.			
10	CFG_POTENTIOMETER_DISABLE	0: Enable potentiometer adjustment. This is the factory default setting. 1: Disable potentiometer adjustment			

12.11 Remote Inhibit

The Remote ON/OFF function is common to all HPT/HPT-L/HPL models. It is identified in the XP Communications Manuals as 'Remote Inhibit', but is user configurable to behave as either:

Cmd Code	Command Name	Memory Type	Number of Bytes	Default Value	Comments
0xD6	USER_CONFIGURATION	R/W-E	2	0x0300	See USER_CONFIGURATION section for details of all the bits.
Bit Number	Bit Name	Bit Setting Behaviour			
9	CFG_REMOTE_INHIBIT_LOGIC	0: Enable = Active hardware input activates the output. 1: Inhibit = Active hardware input disables the output. This is the default factory setting. The output of non-configured units will start with just an AC input.			
6	IL_INH_LINK	0: No influence upon the safety interlock function. This is the default factory setting. 1: Co-dependency with the safety interlock turned on. See the Safety Interlock section for more information. NOTE: HPT5K0 400V & 800V models only.			

12.12 Shutdown Inspector

The Shutdown inspector records statistics and status data of the HPT5K0TS400 & 800 models upon a shutdown event.

PMBus Cmd	Function	Parameter	Response Data
0x97	Read statistic data block	Offset ID (0x01, 0x02)	64-byte block per offset ID
0x98	Read fault log record	Fault index (0..115)	34-byte fault record data

12.12.1 Statistic Data

Built from two data blocks, each of 64 bytes are recorded for each shutdown event. These can be accessed by using PMBus command 0x97 with offset ID numbers 0x01 and 0x02. The tables below summarize the format and byte indices of the data recorded:

Name	Event Description	Log Interval (seconds)	Bytes	Byte Index	Note
Vout1	Vout at 0% to 25% of Vout-nominal	1	4	0-3	136 years capacity
Vout2	Vout at 26% to 50% of Vout-nominal	1	4	4-7	
Vout3	Vout at 51% to 75% of Vout-nominal	1	4	8-11	
Vout4	Vout at > 75% of Vout-nominal	1	4	12-15	
Vin1LL	Vin at 1% to 25% of Vin Low-Line	1	4	16-19	170 Vac to 201 Vac (Line-To-Line)
Vin2LL	Vin at > 25% to Vin Low-Line nominal	1	4	20-23	202 Vac to 264 Vac (Line-To-Line)
Vin1HL	Vin at 1% to 25% of Vin Hi-Line	1	4	24-27	340 Vac to 388 Vac (Line-To-Line)
Vin2HL	Vin > 75% to Vin Hi-Line nominal	1	4	28-31	389 Vac to 528 Vac (Line-To-Line)
Iout1	Iout at 0% to 40% of I-nominal	1	4	32-35	
Iout2	Iout at 41% to 80% of I-nominal	1	4	36-39	
Iout3	Iout at 81% to 102% of I-nominal	1	4	40-43	
Iout4	Iout > 103% of I-nominal	1	4	44-47	
PFCTemp1	< - 25°C	30	4	48-51	
PFCTemp2	- 24°C to -5°C	30	4	52-55	
PFCTemp3	- 5°C to 60°C	30	4	56-59	
PFCTemp4	> 60°C	30	4	0-3	
SecondaryTemp1	< - 25°C	30	4	4-7	
SecondaryTemp2	- 24°C to -5°C	30	4	8-11	
SecondaryTemp3	- 4°C to -100°C	30	4	12-15	
SecondaryTemp4	> 100°C	30	4	16-19	
Fanspeed1`	0% to 25%	1	4	20-23	Fanspeed count should match Fancontrol count
Fanspeed2	26% to 50%	1	4	24-27	Fanspeed count should match Fancontrol count
Fanspeed3	51% to 75%	1	4	28-31	Fanspeed count should match Fancontrol count
Fanspeed4	76% to 100%	1	4	32-35	Fanspeed count should match Fancontrol count
FanControl1	0% to 25%	1	4	36-39	Fanspeed count should match Fancontrol count
FanControl2	26% to 50%	1	4	40-43	Fanspeed count should match Fancontrol count
FanControl3	51% to 75%	1	4	44-47	Fanspeed count should match Fancontrol count
FanControl4	76% to 100%	1	4	48-51	Fanspeed count should match Fancontrol count
PrimaryCommError	Internal comm primary logic	As Occurred	4	52-55	
ShortCount	Number of Vout short circuit	As Occurred	4	56-59	

12.12.2 Fault Log

The fault log records internal diagnostic information from the unit each time a shutdown event occurs. Accessed using PMBus command 0x98 the data block is 34 bytes in size and has the format and byte index shown below:

Name	Event Description	Log Interval	Bytes	Byte Index	Note
Fault Index	Fault number	Each shutdown event	2	0-1	Incremented each occurrence
SHTDN_FAULT	Shutdown status	Each shutdown event	4	2-5	
DC_Bus1	Phase1 value	Each shutdown event	2	6-7	Capture right before shutdown
DC_Bus2	Phase2 value	Each shutdown event	2	8-9	Capture right before shutdown
DC_Bus3	Phase3 value	Each shutdown event	2	10-11	Capture right before shutdown
Vin1	Vin Phase1 value	Each shutdown event	2	12-13	Capture right before shutdown
Vin2	Vin Phase2 value	Each shutdown event	2	14-15	Capture right before shutdown
Vin3	Vin Phase3 value	Each shutdown event	2	16-17	Capture right before shutdown
Iout_Main	Output current	Each shutdown event	2	18-19	Capture right before shutdown
Iout1	Phase1 Iout value	Each shutdown event	2	20-21	Capture right before shutdown
Iout2	Phase2 Iout value	Each shutdown event	2	22-23	Capture right before shutdown
Iout3	Phase3 Iout value	Each shutdown event	2	24-25	Capture right before shutdown
PFC Temp	Highest of the 3 PFC values	Each shutdown event	2	26-27	Capture right before shutdown
Secondary Temp	Highest of the 3 Secondary values	Each shutdown event	2	28-29	Capture right before shutdown
Fan Speed	Lowest Fan speed value	Each shutdown event	1	30	Capture right before shutdown
Run-Time	Operation hours	Each shutdown event	3	31-33	

12.12.3 Shutdown Inspector Command Examples

These examples below give information on how to read data from the different shutdown inspector data blocks.

12.12.3.1 Command 0x97 — Read Static Data Block

- **Function:** Return one 64-byte block of static counters from non-volatile memory.
- **Parameter:** *Offset ID*
- 0x01 → First 16 × 4-byte counters
- 0x02 → Second 16 × 1/2/3/4 counters

12.12.3.1.1 Example A — Read Block 1 (Offset ID = 0x01)

Step 1: Write Parameter

Master → Slave: [START] [Addr+W] 97 01 [STOP]

- 97 = PMBus command code for static data
- 01 = Request Block 1

Step 2: Block Read

Master → Slave: [START] [Addr+R] [Slave sends: Count=40h, Data0..Data63, PEC] [STOP]

Byte	Description	Example Data (Hex)
Count	Number of data bytes (64 = 0x40)	40
Data[0..3]	Counter 1 (MSB→LSB)	00 00 00 15
Data[4..7]	Counter 2	00 00 00 1A
...
Data[60..63]	Counter 16	00 00 00 2F

12.12.3.1.2 Example B — Read Block 2 (Offset ID = 0x02)

Master → Slave: [START] [Addr+W] 97 02 [STOP]

Master → Slave: [START] [Addr+R] [Slave sends: Count=40h, Data0..Data63, PEC] [STOP]

- Same format as above, but counters 17–32 are returned.

12.12.3.2 Command 0x98 — Read Fault Log Record

- **Function:** Return one fault event record (34 bytes).
- **Parameter:** *Fault index*
- 0x00 = newest fault record
- 0x01 = next oldest, etc.

12.12.3.2.1 Example — Read Newest Fault (Index = 0x00)

Step 1: Write Parameter

Master → Slave: [START] [Addr+W] 98 00 [STOP]

- 98 = PMBus command code for fault log
- 00 = Request newest fault log entry

Step 2: Block Read

Master → Slave: [START] [Addr+R] [Slave sends: Count=22h, Data0..Data33, PEC] [STOP]

Byte	Description	Example Data (Hex)
Count	Number of data bytes (34 = 0x22)	22
Data[0..1]	Fault Index	00 05 (5th fault)
Data[2..5]	SHTDN_FAULT	00 00 80 00
Data[6..7]	DC_Bus1	03 E8 (1000 V)
Data[8..9]	DC_Bus2	03 E8
Data[10..11]	DC_Bus3	03 E8
Data[12..13]	Vin1	02 BC (700 V)
...
Data[32..33]	Run-Time (3 bytes, split)	00 1A 2B

